Unlocking MicroTCA.4 for FPGA Developers: A Practical Guide

13th MicroTCA Workshop Tutorial

Cagil Gumus Hamburg, 10 December 2024





My background




- Name: Çağıl (CJ)
- FPGA Dev | Systems Engineer
- Working with MicroTCA >7 years
- Focus Area:
 - Fast Feedback using RF
 - Synchronous Motion Control
 - DAQ Systems
- XFEL Operator (retired)

The typical scenario in MicroTCA world...

MicroTCA should not make your life harder.

The goal of this talk:

Show *some* of the important aspects of FPGA development inside the MicroTCA world.



Where are the FPGAs?

What are they doing?

Types of Application for an FPGA in MicroTCA

Too many to count...



- Product:
 - SIS8300-KU
- Company:
 - Struck GmbH
- FPGA:
 - Kintex Ultrascale
 - •
- Applications:
- LLRF
- Beam Diagnostics
- DAQ



- Product:
- DAMC-FMC2ZUP
- Company:
- CaenELS
- FPGA:
- MPSoC Ultrascale+
- Spartan 7
- Applications:
- Frame grabber for Plasma accelerators
- Orbit feedback for Synchrotrons
- Data Aggregation for Detectors



- Product:
 - DAMC-MOTCTRL
- FPGA:
 - Kintex-7
 - MPSoC Ultrascale+
- Applications:
 - Motion Controller Project for PETRA IV using DAMC-MO TCTRL



- Product:
 - DAMC-FMC1Z7IO
- Company:
- d-tacq
- FPGA:
 - Zynq 7000
- Application:
 - Gravitational Wave Detector in Space





- Product:
 - DAMC-DS5014DR
- Under-design
- FPGA:
 - Zynq UltraScale+ RFSoC
- Application:
 - Multi-Bunch Feedback
 - LLRF
 - Quantum Computing

Fast Orbit Feedback at Petra IV

Things can get complicated very fast:

- Mission:
 - Stabilize the orbit of e- as it's circling the synchrotron using magnets
 - Read bunch of beam position values and use magnets to correct it.
- > 100 MicroTCA Crates
- > 600 FPGAs working together
- Talk by Burak D. at 11th MicroTCA Workshop:





Common Tasks for an FPGA

Common Tasks of an FPGA developer

'Things' you'll deal with:


- Do the 'application', Signal processing (eg. control a Particle Accelerator)
- Move data around
- Get some signals from the backplane (Clock, Interrupt etc.)
- Interact with the MicroTCA Management (MMC)
- Remote programming (JTAG)



Prompt: "show me an image of frustrated FPGA developer that is working with MicroTCA boards" Created with Gemini

Data Movement inside the AMC


Example: Digitizing RF and Closing a Feedback



AMC Backplane

Grouping of the Ports


Figure 6-11 AMC Port mapping regions



* Configuration can change from different crates

Data Movement inside the MicroTCA Crate

Eg. Typical LLRF Crate Layout





PCle

PCle

Introduction

- Serial-Interface
- High-speed data transfer using packets
- Widely adapted by the industry
- Backbone of CXL (Compute Express Link)
- Heavily used in Experimental Physics + MicroTCA





MCH's role on PCIe

Management Side

- PCIe switch for the AMC-Backplane sits on the MCH.
- Use Webserver to configure the switch:
 - Tell the switch where the CPU (Root-Complex) sits
 - External Uplink is possible (and recommended)
 - Limit speeds if necessary
 - Create an PCIe 'islands' where multiple Root-Complex co-exists inside a single MicroTCA crate.

See PCIe Link Status:

				-1110	TI Dy	/ N.A	.							2
		PCIe	Lin.	k Sta	atus	Menu								
	AMC1	AMCO	AMC3	AMCA	AMCE	AMCS	AMCZ	AMCS	AMCO	AMC10	AMC11	AMC12	OPT1	RTM
													OPTI	RIN
	×4	×1		-	-	×4					-	×4	x8	x1
Link Speed	5 GT/s	2.5 GT/s	-	-	-	2.5 GT/s	-	-	-	-	-	8 GT/s	8 GT/s	5 GT/
		Link 5	AMC1 AMC2 47 47 x4 x1 Link 5 2.5	AMC1 AMC2 AMC3 47 47 47 x4 x1 - Link 5 2.5	AMC1 AMC2 AMC3 AMC4 47 47 47 47 x4 x1 - Link 5 2.5	AMC1 AMC2 AMC3 AMC4 AMC5 47 47 47 47 47 47 x4 x1 - - - - Link 5 2.5 - -	4.7 4.7 4.7 4.7 4.7 4.7 4.7 x4 x1 - - x4 Link 5 2.5 25	AMC1 AMC2 AMC3 AMC4 AMC5 AMC6 AMC7 47 47 47 47 47 47 47 x4 x1 - - x4 - - x4 - Link 5 2.5 2.5 2.5 2.5 2.5 -	AMC1 AMC2 AMC3 AMC4 AMC5 AMC6 AMC7 AMC8 47 47 47 47 47 47 47 47 x4 x1 - - x4 - - Link 5 2.5 2.5 2.5 -	AMC1 AMC2 AMC3 AMC4 AMC5 AMC6 AMC7 AMC8 AMC9 47 4.	AMC1 AMC2 AMC3 AMC4 AMC5 AMC6 AMC7 AMC8 AMC9 AMC10 47 4	AMC1 AMC2 AMC3 AMC4 AMC5 AMC6 AMC7 AMC8 AMC9 AMC10 AMC11 4.7	AMC1 AMC2 AMC3 AMC4 AMC5 AMC6 AMC7 AMC8 AMC9 AMC10 AMC11 AMC12 47 <td< td=""><td>AMC1 AMC2 AMC3 AMC4 AMC5 AMC6 AMC7 AMC8 AMC9 AMC10 AMC11 AMC12 OPT1 47 <td< td=""></td<></td></td<>	AMC1 AMC2 AMC3 AMC4 AMC5 AMC6 AMC7 AMC8 AMC9 AMC10 AMC11 AMC12 OPT1 47 <td< td=""></td<>


Configure PCIe Switch

			AMC1	AMC2	AMC3	ream in the	enabled af end.	AMC6	AMC7	AMC8	AMC9	AMC10	AMC11	AMC12	RTM	OPT1
			47	47	47	47	47	47	47	47	47	47	47	47		•••••
	Link Widt	h	x4	x4	x4	x4	x4	x4	x4	x4	x4	x4	x4	x4	x16	x8
Virtual Switch	Upstream AMC	NT- Upstream AMC	Root-Complex													
none			uo	۲	0	0	0	0	0	0	0	0	0	0	0	
0	OPT1 T	- none - 🔹 🔻	Q.	۲	0	0		۲	۲	۲	۲	۲	۲	۲	۲	۲
1	AMC1/47 •		8	۲	۲	۲	۲	0	0		0	0	0	0		
2	- none - 🔹 🔻		œ	0	0	0		0	0			0				
3	- none - 🛛 🔻			•	0			0				0				
	Max. Link Sp	beed	5.0 GT/s 🔻	8.0 GT/s 🔻	8.0 GT/s 🔻	8.0 GT/s 🔻	8.0 GT/s 🔻	8.0 GT/s 🔻	8.0 GT/s 🔻	8.0 GT/s 🔻	8.0 GT/s 🔻	8.0 GT/s 🔻	8.0 GT/s 🔻	8.0 GT/s 🔻	8.0 GT/s 🔻	8.0 GT/s •
Save CL	ou need to clie irrent configu current confi witch configu	ration to PCI guration fron	e EEPROM		changes to	EEPROM.										

Optical Uplink for PCIe

Optical Uplink


- MicroTCA.4 can only offer 80W (AMC + RTM)
 - Pretty weak for 2024 standards. Top TDP currently is at 500W TDP
- For designs that require high CPU load, Root-Complex should connect to PCIe Switch of the MCH through Front Panel






PCle on PL Side

PCIe EP on AMD FPGAs




IBERT

See the eye directly from the FPGA




- It's important to verify if the eye is open on each MGT.
- Not every backplane is equal. Some are worse than the other
- Use In-system IBERT to scan and get the 'eye'

System IBERT (1.0)								
ocumentation 📄 IP Location C Switch to De	efaults							
Show disabled ports	Component Name in_system_ibert_0							
	Basic Physical Resources Summary							
	Select GTs To Configure	8						
GT0_D8P + drpcki_c000 eyscanest=_000 nontel_000 ckk bodfcrtf_200 bopsrcurse_c640 notpercurse_c640 notpercurse_c640	Search: Q-							
	Vame V Right Column	Enable						
	 quad224 							
	GTHE3_CHANNEL_X0Y0							
	GTHE3_CHANNEL_X0Y1	2						
	GTHE3_CHANNEL_X0Y2							
	GTHE3_CHANNEL_X0Y3							
	> quad225							
	> quad226							
	> quad227							
	> quad228							




PCle on PS Side

Connecting PCIe to MPSoC




FPGA can be either Root-Complex or Endpoint in this scenario.

PCle



PCIe Hot-Plug Mechanism

How Management plays critical role in PCIe interrupts



Gigabit Ethernet

Gigabit Ethernet

Introduction

- 1000BASE-KX ($KX \rightarrow Electrical Backplanes$)
- 1.25 Gbaud
- 2 Differential Pairs: TX and RX
- Non-return-to-zero (NRZ) code
- 8b/10b encoding
- Clock embedded into the data stream
- No forward error correction
- AMC.2 E1 \rightarrow Capable of using only Port-0 of Gbe
- AMC.2 E2 \rightarrow Capable of using both Port-0 and Port-1 of Gbe (Redundant)




Gigabit Ethernet

Introduction

- AMC Backplane offers two ethernet ports. Port 0 and Port 1.
- Different possibilities for connection to the FPGA:
- Through PL Pins:
 - PHY + MAC Solution
 - MAC inside PL, PHY is outside
- Through PS Pins:
 - Use GEM
 - Add necessary info to the device-tree


On the Embedded Linux side: <amc>.dtsi





Connect to Embedded Linux via Ethernet

CPU side (GNU/Linux)







M-LVDS

Clocks, Triggers, Interlocks etc.

- Shared Bus
- Max 200Mbps
- Can be used to distribute:
 - Common clocks
 - Triggers
 - Interlocks
- Pay attention to arrival skew between slots!
 - Use IODELAY elements to match the skew







Interraction with Management (MMC)

Use mmcterm

Use all the possible paths!



- You can use IPMI bus to get a Serial Console interface to the MMC of the AMC
- mmcterm is a great tool for this.
 - Available on pip
 - Change Boot Mode
 - Read Sensors
 - Change JTAG Multiplexing
 - Change Boot FLASH pointer
 - Serial Console of the Embedded Linux

guemues@guemues-desktop:~/fpgafw/projects/petra_motion_control\$ mm Press Ctrl-x to exit	cterm mskmchrefi 0x88
DAMC-FMC1Z7I0@0x88 MMC>	
DAMC-FMC1Z7IO@0x88 MMC>?	
? / h / help: Show list of available commands	
C	Clear screen
r	
٧	Show firmware version
xm [0n]	Start XMODEM update
sb	
vb [06]	Get/set verbosity
<pre>tm [smart dumb auto]</pre>	
eefd	
s	
<pre>lc [03] [on off blink] [on_ms] [off_ms]</pre>	
ser [addr] [lun]	
pu	
pd	
<pre>ppf [stop retry ignore]</pre>	
pc	
sj [con bp raw] [fpga(1 2 12) rtm fmc(1 2)]	
st [015]	
rto [calibrate]	Cet/set T DTM DD 12V calibration
cfu	
fru [0n]	
eth	
rtp [auto high low]	
i2cd [ipmb sens rtm pmbus fmc clk]	
<pre>i2cget [ipmb sens rtm pmbus fmc clk] [addr] [reg] [nbytes]</pre>	
<pre>i2cset [ipmb sens rtm pmbus fmc clk] [addr] [reg] [data]</pre>	
fd [index]	
bz [jtag qspi sd raw]	
qz [qspi1 qspi2]	
rz	
cps [rpll mpll] [tclka tclkb]	Get/set TCLKA/B multiplexing
<pre>ci [out(0 1 2) all] [rx19 tx19 rx20 fpga override disabled bypass]</pre>	
fma [8 16 auto]	
<pre>fmg [enable disable]</pre>	
fmv [0.951.9 auto]	Get/set FMC VCC_Vadj
DAMC-FMC1Z7I0@0x88 MMC>	

Search projects

Remote Programming FPGA on MicroTCA

Use all the possible paths!

- JTAG Header
- Through Management
- Through Processing System (fpgautils)
- Through a Fat-Pipe using ICAP




Programming FPGA on using Management

Use all the possible paths!

- Modern AMC-Backplanes have JTAG for each AMC slot
- MMC is in charge of JTAG multiplexing inside the AMC






Use our Open-Source Example Projects!

Do not re-invent the wheel!


FPGA Team at MSK Group of DESY developed a framework for setting up build environment for MicroTCA Hardware:



FWK - Open Source FPGA Framework from DESY	
 ☑ Dec 11, 2024, 2:45 PM ③ 15m 	Session 5
Speaker	
Cagil Guemues (MSK (Strahlkontrollen))	
Description	

In recent years, DESY has diligently developed an open-source FPGA framework, known as FWK, aimed at expediting FPGA development within the scientific community, particularly with MicroTCA hardware. The framework serves as an abstraction layer that simplifies the utilization of various FPGA vendor tools, facilitates IP integration, aids in documentation creation, and offers many other benefits. In addition to FWK, DESY also provides a wealth of Board Support Packages designed for a range of MicroTCA AMC boards. This presentation will provide an overview of the FWK framework and showcase examples of open-source board support packages, demonstrating their practical utility in accelerating FPGA development for MicroTCA hardware.

Visit our repository today!



gitlab.desy.de/fpgafw

FPGA Firmware Documentation (public) ✿ FPGA Firmware Documentation / Start Page FPGA Firmware Documentation Git Repository FPGA firmware documentation site Firmware Framework (fwk) Yocto (FwkLinux) Welcome to the DESY FPGA firmware PUBLIC documentation site. Firmware Documentation It is part of the internal documentation which has been put into public and is available outsite the DESY. For internal documentation accessible withing DESY network place visit; fwdocu.msktools.desv.de/ The firmware documentation follows the documentation-as-code approach. Documentation sources are kept in the git repositories and next the static site is generated with the Antora tool Navigation Each project documentation and its version can be selected using left bottom menu. For easier navigation Main documentation This documentation page and project. You can navigate using current Navigation sidebar. Firmware Framework (fwk) The documentation of the FPGA firmware framework. The main tool to develop the firmware. It gives all the information about the projects structure and build process. Yocto (Fwkl inux) All the topics related to Yocto and embedded Linux distro - FwkL inux Firmware Projects List of all the firmware super projects documentation pages. Firmware Modules List of all the firmware modules/IPs documentation pages. Firmware Libraries List of all the desy libraries documentation pages. Firmware Tools List of all the tools used within the FPGA Next

Start Page

VHDL code

Tools

Git Repository

fpgafw.pages.desy.de/docs-pub

Thank you!