

# pixel-only performance with data loss & PU50

J. Olzem / M. Aldaya  
Pixel upgrade simulation technical meeting  
5.9.2011

# setup & input samples

## stdgeom

- CMSSW\_423\_SLHC4
- CMSSW\_4\_2\_3\_patch3/  
RelValTTbar\_Tauola/GEN-SIM/  
DESIGN42\_V11\_110612\_special-v1
- 5000 events PU50

## phase1





- CMSSW\_423\_SLHC2
  - CMSSW\_4\_2\_3\_SLHC2/  
RelValTTbar\_Tauola/GEN-SIM/  
DESIGN42\_V11\_110603\_special-v1
  - 5000 events PU50
- 
- samples with data loss:  
simSiPixelDigis.AddPixelInefficiency = 20

## HLT setup





- simplified L2.5 HLT schedule with BTagIP sequence only:

```
process.hltBtagIPPath = cms.Path(  
    process.HLTBeginSequence  
    + process.HLTRecoJetSequenceAK5Corrected  
    + process.HLTBTagIPSequenceL25  
)
```



# hltPixelTracks efficiency & fake rate







# hltPixelTracks tracking performance



# hltPixelTracks b-tagging performance



# hltPixelTracks b-tagging performance



# b-tagging performance without pile-up in 423

4000 events ttbar, PU-0 (no data loss simulation)

