



BCM1F TDCs STATUS

Roberval Walsh

DESY

Cms/Fcal Meeting, 07.09.2011

Readout

Read Output Buffer error – new board!

- On 15 August after TDCs were restarted due to exchange of power supply an error started to appear very frequently
`[ERR:TDC_V767_CAEN-BLTRead_Output_Buffer] Read Error!`
- After various tests and checks the conclusion was that the board needed to be replaced!
- Thanks to Elena, the TDC board was changed last week, a new spare was taken from the pool and installed in the so-called gated crate.
- Tests with both boards were performed from Hamburg with the help of Elena in S1...

Readout


Tests with the new boards

- Both boards running much more stable than the previous one.
- [ERR:TDC_V767_CAEN-BLTRead_Output_Buffer] Read Error! still appears and exactly twice, few minutes after the readout starts(???)
 - Seen also in the gated crate!!!
- A test was ran over the weekend: only the two errors after the readout was restarted appeared since Friday, 02.09, afternoon :) until Thursday, 08.09, when high lumi beams came.

DATA

Pulse generator (I)


- One of the tests were done with pulse generator with pulses spaced by 50 ns.



DATA

Pulse generator (II)


- Strange small peaks 10 ns earlier than the main peaks ??? with BOTH TDC boards tested!



DATA

Pulse generator (III)

- *Strange small peaks 10 ns earlier than the main peaks NOT seen in the gated crate with a TDC 1290 – by Anne et al.*



Data


Beams (I)

Sat 03.09.11: 12h-14h
NO collisions

- Beams from LHC over the weekend after TS.

- Scheme:
Single_2_1_1_1_wp


General Info		Bunch Configuration		InjectionSequence		HEAD-ON COLLISION	
Bunch config B1				Bunch config B2			
Bunch...	Bucket...	dist from previous (ns)	dist from next (...)	Bunch...	Bucket...	dist from previous (ns)	dist f
1	1		2500.0	1	1		2500
2	1001	2500.0	44625.0	2	1001	2500.0	2227
3	18851	44625.0		3	9911	22275.0	



Data BEAMS (II)

Sat 03.09.11: 12h-14h
NO collisions

- Zoom... Resolution seems to have improved $\sim 3\text{ns}$!




peak position slightly off! need calibrate reference

Data

BEAMS (III)

Sat 03.09.11: ~18h-19h
Collisions+collimator setup




Data

Beams (IV)

- Strange bumps bumps before and after collision peak.
- Not able to say whether instrumental or from machine studies.
- Not enough raw data (prescaled) to do a scan.
- Seems to affect non colliding bunches too...

Sat 03.09.11: ~18h-19h
Collisions+collimator setup





Data

Beams (V)

Sat 03.09.11: ~18h-19h
Collisions+collimator setup

- It is difficult to tell if the bump was there before collisions due to low statistics. But notice that the rates were higher during collisions: 1 hour of data during collisions versus 2 hours of data before collisions.





DATA

Beams (VI)


• Scheme???

Tue 06.09.11



HIGH RATES DAQ

- Almost everything that could be done in the DAQ to avoid problems at high rates is implemented.
- Signals, but NOT the start signals (orbit trigger), are vetoed during readout.
- Vetoing is done via a fast hardware signal.




Thanks to Vladimir, Elena and Hans!

Scalers Wiring with LUT
Herschel/Lange
17feb10

High rates

Well resolved bunches




High rates

Spurious bunches

- Spurious bunches re-appearing (08.09.11)

- CH12, CH13, CH22, CH23

- NEW BOARD!!!



High rates

Readout errors


- In addition, errors are back!

- ERROR in TDC_No = 1 Hit Error
ERROR in TDC_No = 1 Hit Error
ERROR in TDC_No = 2 Hit Error
ERROR in TDC_No = 1 Hit Error
ERROR in TDC_No = 1 Event Buffer Overflow
ERROR in TDC_No = 1 Hit Error
ERROR in TDC_No = 1 Hit Error
ERROR in TDC_No = 1 Event Buffer Overflow
ERROR in TDC_No = 2 Hit Error
ERROR in TDC_No = 1 Event Buffer Overflow

- *“The timing data from the hit registers are checked for correctness when written into the event buffer. If an error is detected in the data the Hit_error status is set... The setting of this error condition normally implies that the DLL has lost lock caused by loss of clock for an extended period.”*

High rates

TDC-SCALER CORRELATIONS




TDCs resets!

High rates

TESTS

- Channels (CH12, CH22, CH13, CH23) connected to TDC chips 1 & 2, disabled (Fri 09.09)
- TDCs ran smoothly during fill 2092 with CH11, CH21, CH14, CH24 in chips 0 & 3. Rates up to 3 MHz per chip!



Software

STATUS

- Better handling of readout errors, with more logged information.
- Reduced the size of the almost full buffer to account the start signals that are not vetoed during the readout avoiding buffer overflows. Tests performed in the beginning of August with excellent results: two weeks of data taking without a single buffer overflow error.
- Minor changes/cleaning/fixes in other codes.
- Modification in codes committed to repository.

SOFTWARE

Ring Buffer

- New libraries for the ring buffer provided by Konstantin Boyanov.
- Main feature: location of the ring buffer in memory is static.
- In principle, if the readout job crashes other ring buffer client jobs don't need to be restarted. They keep idle and resume when there is a new entry in the ring buffer.
- In very preliminary tests the location in memory does not change once the ring buffer is created. But the client jobs don't resume after new entries are provided to the ring buffer.
- Tests ongoing...

To DO

- More tests with the TDCs in the gated crate.
- Part of the tests should be without gated signals, but all signals. I would like to compare the performance between the two crates and calibrate the reference time and differences due to cable length in the gated crate.
- Investigating different readout mode to use a time window to sample part of the orbit.
- ...

Summary and conclusions (I)


- **NEW TDC BOARD MORE STABLE WITH RESPECT TO THE BUFFER READOUT ERROR.**
- **~3ns resolution with non-colliding beams!**
- Strange bumps seen during collisions.
- Strange pattern from pulse generator signals observed in both TDC 767 boards in the main crate but not seen in the gated crate by TDC 1290.
- **TDCs running fine since Fri 09.09 with 4 channels only, chips 0 & 3.**

SUMMARY AND CONCLUSIONS (II)

- Improvements in the software were done for better error handling and to deal with high rates.
- In case modifications are not enough to tackle high rates, try to mask one channel per TDC chip and/or lower the almost full level.
- Preliminary tests performed with new version of the ring buffer libraries.

Summary and conclusions (III)


- Errors from **chips 1 & 2** at high rates.
Channels disabled → no errors.
- Spurious bunches in channels connected to **chips 1 & 2** as with previous board.
- **Are both problems correlated?**
- Hit errors in **chips 1 & 2** seen in previous board before being replaced!
- **TO BE INVESTIGATED:**
 - **Damaged cables**
 - **Problems with VETO**
 - **Could chips 0 & 3 handle the 8 channels?**





MANY THANKS TO ELENA!

Extra slides

Data Beams



Data Beams



Data Beams

