Arantza Oyanguren (IFIC – Valencia)

HL

Sustainability of real time

analysis at 5 TB/s data rate

AB

533

FH- Sustainability forum @ DESY 12th May 2025



(

Financiado por la Unión Europea NextGenerationEU

and the second





ación, CENERALITAT VALENCIANA Consellería de Educación, Universidades y Empleo

A4

84



CÉRN

Outline

- The HIGH-LOW project at IFIC Valencia
- Real Time Analysis at LHCb
- Impact of hardware on power consumption
- Hardware utilisation
- Software optimization
- Conclusions & prospects

About me

Professor at the University of Valencia (Spain), researcher at IFIC. <u>https://webific.ific.uv.es/web/</u>

IFIC team leader of the LHCb experiment at CERN.

https://lhcb.web.cern.ch/

Expert on heavy flavor physics (DELPHI, BaBar, Belle II, LHCb)

Hardware and physics analyses.



Strong interest on the use of new hardware architectures and AI for HEP, in particular for trigger systems (aiming to detect long-lived particles).

Previous coordinator of the hw accelerators WP of the Real Time Analysis project at LHCb. Founder of the Computing Challenges (COMCHA) network in Spain <u>https://comcha.es/</u> Executive member of the AIHUB-CSIC. <u>https://aihub.csic.es/en/</u>

Previous executive member of ARTEMISA committee at IFIC, a platform based on GPUs for Machine Learning. <u>https://artemisa.ific.uv.es/web/</u>

Working with an amazing group of people from ATLAS and LHCb !!



Jiahui Zhuo



Arantza Oyanguren



Volodymyr Svintozelskyi

Valerii Kholoimov



Álvaro Fernández

Miriam Lucio





Luca Fiorini





Antonio Cervello

Francisco Hervás



Héctor Gutierrez

Francesco Curcio





Design of HIGH performance algorithms for LOW power sustainable hardware for LHC experiments and their upgrades

PIs: L. Fiorioni (ATLAS) & A. Oyanguren (LHCb)

Funded by the Spanish Ministry of Science and Innovation (TED2021-130852B-I00)



Designing **AI-driven**, **high-performance** algorithms optimized for **low-power**, sustainable hardware in LHC upgrades.

 \rightarrow Extensible to other HEP (and non-HEP) experiments which rely on CPU architectures (lack scalability, significant energy constraints).



The energy consumption in data centers is rising significantly due to AI utilization and other digital technologies:





- ▶ 50-60% IT equipment
- 35-45% Cooling systems (HVAC, liquid)
- Few %: lighting, backup generators, power supplies, security and monitoring systems, etc...

Can we make a difference using specific hardware and optimized software?



The HIGH-LOW project at Valencia



Quantifying is important to take decisions.... we try to do that at IFIC



Noise isolated small room at the IFIC experimental lab area with racks

The HIGH-LOW project at Valencia



The HIGH-LOW project at Valencia

Rack K RETEX LOGIC-2 A600 42U F1000 PH APC Metered Rack PDU ZeroU 2G AP8 SWITCH D-LINK DXS-1210-28T 24x 10GB



HL01

2 x Intel Xeon Gold 5318Y (24 cores), 256GB DDR4 RAM, 80TB storage with NVIDIA GPUs RTX A5000 and RTX A6000 Ada

HL02

AMD EPYC 9474F, 768GB DDR5 RAM, 160TB storage with NVIDIA GPUs RTX A6000 Ada and 2 H100 NVL

Other small devices to measure fan speed, temperature, etc...







LHC: the proton-proton collider at CERN with an energy of 13.6 TeV





Tracking, particle identification (RICH, muons) and calorimeter systems + magnet (millions of readout channels)

Exploiting hardware accelerator technologies in event reconstruction:

- → Use more than one kind of processor or cores to maximize performance and energy efficiency.
- \rightarrow Exploit the high level of parallelism to handle particular tasks.

Graphic Processor Units (GPUs)



- Multicore processors, highly commercial

- High throughput (# processed events / time)
- Ideal for data –intensive parallelizable applications

Field Programmable Gate Arrays (FPGAs)



- Programmable and flexible devices
- Low latency
- Low power consumption
- Ideal for compute- and data-intensive workloads



Allen: the LHCb high-level trigger 1 (HLT1) application on GPUs. [LHCB-TDR-021] \rightarrow Fast detector reconstruction in O(500) Nvidia RTX A5000



[Com. Softw Big Sci 4, 7 (2020)]

https://allen-doc.docs.cern.ch/

[Allen project]

• Portable: executed on several architectures: CPU, GPU

Open-source!

- Modular: design allows various execution sequences
- Total of approx. 250 algorithms used in data-taking
- It has to reduce in real time 40 Tbits/s by a factor 50
- LHCb simulation samples available

Case study for power consumption measurements



17

Power consumption measurements can be performed using dedicated external hardware or using specific software to access the buil-in sensors. In our case, we are based on:

- A metered power distribution unit (PDU)
- Relying on device drivers (Nvidia DCGM)
- Reading of CPU performance counters (ACPI, RAPL)





















Fan speed measurement device





Fans activation is the responsible of the increase in power consumption



The hardware option may affect the power consumption

Tests with CPU and two different GPUs Intel(R) Xeon(R) Gold 5318Y NVIDIA RTX A5000 NVIDIA RTX 6000 Ada



In general, more performant devices with faster execution time means less power consumption (inverse correlation with throughput)

Allen is optimised for GPUs: execution on the CPU leads to low instantaneous power consumption but in total consumes a lot of energy due to a slow and long process



Hardware and software developments should work hand in hand!

Hardware utilisation



A non-proper use of the hosting hardware configuration leads to a slow execution, i.e., larger time \rightarrow increase of the energy consumption

Checking other hardware architectures:

Offloading some tasks to FPGAs (RETINA framework – Pisa group) Stratix 10 (1SG280HN2) [Framework TDR for the LHCb Upgrade II, CERN-LHCC-2021-012]

• Real $\frac{1}{4}$ ime reconstruction on FPGAs with the "artificial retina" architecture



- Clustering of the VELO detector already implemented for Run3 in FPGAs !
- Tracking in development for Run5 (~2030), coprocessor testbed established at CERN for tests in realistic conditions

Offloading some tasks to FPGAs



Seeding algorithm for making tracklets in the last LHCb tracker (SciFi) in FPGAs: throughput increases by 30% \rightarrow Saving 6.2 mW·s/event

(for 30 MHz rate: 186kW/s)

 \rightarrow Use hybrid systems (FPGAs + GPUs) to take benefits of each one

Software optimization

Dependence with the software: how well we program?

Sorting 4M elements with **Bubble** and **Bitonic** algorithms:

A basic known example:



→ Two orders of magnitude difference in energy consumption, with a high dependence of the hardware utilization!

→ B C C

Software optimization



2.4.5 Power consumption

The effect on the power consumption from the execution of Downstream algorithm in the HLT1 sequence is studied in the following and shown in Fig. 17. Several techniques are employed to measure the power consumption including the use of a metered power distribution unit (PDU^1) within the rack, analysis of device driver outputs (e.g., Nvidia

https://arxiv.org/abs/2503.13092

Including power consumption as figure of merit in addition to efficiency, throughput and physics performance



Fig. 17: Power consumption with Allen software running over 3.2M $B_s \rightarrow \phi \phi$ events without (blue) and with (orange) Downstream algorithm. The power consumption is measured using metered rack PDU AP8858EU3 with an average readout frequency of 2 Hz. The moving average filter with window of 20 points is applied. The measurements are obtained using the NVIDIA RTX 6000 Ada Generation GPU card.

¹An APC PDU AP8858EU3 is used in this work.

Software optimization

In general: HIGH THROUGPUT \leftrightarrow LOW POWER CONSUMPTION

- Proper parallelization
- Memory usage
- Balanced work distribution
- Instruction-work organization

••••

To take into account:

- Performance vs energy

Ex: which is the cost of 0.01% gain in efficiency for a tracking system/clustering algorithm? Per track? Per event? Per year? Vs final physics performance?

• Aiming to develop software tools to check the power consumption of an algorithm in a specific hardware



Conclusions & prospects

- Use the best and more efficient available hardware (vs €)
- Optimize the utilization of the hardware
- Optimize the software design
- Take advantages of the correlations among them
- Be open to hybrid systems
- Quantify the gain! (use of monitoring at software level)





Conclusions & prospects

- Power measurements vs temperature
- Fan speed reduction
- Other architectures (ARM)
- Evaluation of hybrid systems
- Automatized recipes
- Applications (ex: generators, porting MADGRAPH to FPGAs)

