

Victor Andrei

DESY, MCS (Machine Control System)

[on behalf of the MCS and PETRA IV WP 2.09 Timing and RF Synchronisation groups]

MTCA Workshop, DESY, Hamburg, 02.12.2025




Outline

- European XFEL / PETRA IV machine characteristics and requirements
- Timing System Concepts
- MTCA.4 Components of the Timing System
- Timing System Software
- Summary

The EuXFEL Timing System

The European XFEL


Accelerator and Photon Beamlines




Timing System Concepts

Machine And Experiments Requirements - Pulsed Machine

- RF Reference 1.3 GHz
- Bunches up to 36000/s over 800 µs RF pulse
- Bunch spacing from 502 kHz [1992 ns] up to 4.5 MHz [222 ns] at 10 Hz repetition [9 MHz raster → 111 ns steps]
- Pre-bunches, intermediate gaps
- Beamline-specific and user-defined bunch patterns






Timing System Concepts

The Timing (Bunch) Pattern

- Information block distributed by the timing system before each macro pulse or bunch train.
- Table of 8192 32-bit timing words, each describing the bunch configuration at one 9 MHz raster point (111 ns)
 - 7222 timing words cover the 800 µs RF pulse length
- Timing words → used by timing modules to generate triggers and by hard- and software to classify bunches/pulses



SASE 2

800 µs

1.128 MHz

SASE 1

0.5 MHz

1600 µs

Length of pattern table = 7222

= 800µs*1300MHz/144

Kicker gap

Timing System Concepts

Layout, Topology & Distribution of Signals and Data

Telegrams contain: bunch pattern table, macro pulse trigger, trigger events configuration, commands, etc. Routed back to transmitting module to measure & compensate the drift. [optical link @1.3 Gbps] timing signals & data [optical link @1.3 Gbps] to local clients [electrical links] Clocks **Timing** (derived from RF Ref.) Receiver (RX) 130 MHz [div 10] 81.25 MHz [div 16], 108.33 MHz [div 12], Timing 216.66 MHz [div 6] Receiver (RX) (ADC clocks) User-defined clocks **Triggers Timing** Macro Pulse Trigger Receiver (RX) Bunch Trigger User-specific triggers/IRQ etc. **Timing** Machine-Specific Data Receiver (RX) Macro Pulse ID Timestamp Beam Mode **Timing Bunch Pattern** Receiver (RX) etc. + Local Trigger Delays

Star topology with one timing Timing telegrams **Main Oscillator** *Transmitter* and multiple Feedback line (MO) timing Repeaters & Receivers [for drift & delay measurements + timer ID data] 1.3 GHz RF Reference **Timing** MPS Repeater Allowed bunch pattern [permitted machine sections, charges, and number of bunches] **Timing Transmitter** (TX) 50 Hz mains **Timing** Repeater **Control System** Injector -Bunch Pattern, **DESY Campus** Macro Pulse ID, **Timing** Trigger events Repeater = Receiver that forwards the optical Repeater configuration, telegram streams to downstream Receivers Trigger delays, etc. Each timing module can forward the optical streams to up to 3 downstream modules [extendable to 12 modules via dedicated RTM] Transmitter, Repeaters and **XFEL Timing System Receivers** implemented as Global Trigger Delays [w.r.t. Macro Pulse Trigger] MTCA.4 AMCs Repeaters & Receivers are distributed **Each Repeater & Receiver** along the accelerator and photon beamlines - recovers the 1.3 GHz RF Reference - decodes the **Telegram** data from the input optical stream.

Timing in a MTCA.4 Crate

MTCA Common Modules Application Modules (AMC + RTM) **ADC** • Electron Beam Diagnostics **Machine** Laser Controls **Digital I/O MCH CPU Timing Protection** From timing transmitter Kicker Controls Controller **System** Special Diagnostics Kalypso CRISP LLRF SIS8300 RF Coupler Interlocks Magnet and Vacuum Controls Motor Controls · Photon Beam Diagnostics Gas Monitor Detector Imagers • MTCA.4 Backplane Ethernet Clock Clock Clock Trigger Trigger Interlock Interlock Data

Optional RTM:

9x LVDS & TTL

MicroTCA backplane:

Triggers: 8x M-LVDS

(triggers or clocks)

x2timer / NAMC-psTimer AMC

Double mid-size AMC (with optional RTM)


- May be operated as
 - Transmitter, Repeater or Receiver
 - Stand-alone w/ on-board PLL
- Optical Tx/Rx of 1.3 GHz telegram streams
- Low-jitter clock (5) and trigger (23) outputs
- Xilinx Spartan-6 FPGA (central logic unit)
- Software-accessible via PCIe
- Hot-swap capable
- Once configured it runs autonomously
 - No trigger/clock interruption if crate CPU is maintained/rebooted/replaced

Drift compensation daughterboard 3 channels, each controlled by a separate μC Measures phase difference between MO clock and looped back signal Increases/decreases delay to keep phase stable 9x optical-TX (SFP). (long-term phase drift 80ps peak-to-peak) **Fiber Optics** SFP 4 x General I/O 2 x Trigger out **RJ45** 1 x Clock out LVDS 2 x Trigger out Clocks: TCLKA & TCLKB 1 x Clock out 2 x Trigger out 1 x Clock out


x2timer / NAMC-psTimer AMC

Drift compensation daughterboard **Double mid-size AMC (with optional RTM)** 3 channels, each controlled by a separate μC Measures phase difference between MO clock and looped back signal May be operated as **Optional RTM:** Increases/decreases delay to keep phase stable 9x optical-TX (SFP), (long-term phase drift 80ps peak-to-peak) 9x LVDS & TTL Transmitter, Repeater or Receiver (triggers or clocks) Stand-alone w/ on-board PLL 2014-04-16 **Fiber Optics** 397.5 m Diagram 1: M1 SFP 4 x General I/O 2 x Trigger out **RJ45** 1 x Clock out Jitter & drift ~10ps RMS LVDS 2 x Trigger out @4km fibre 1 x Clock out (clocks & triggers) 2 x Trigger out 1 x Clock out

Timing RTMs (Rear Transition Modules)




Adapters





x2timer server & JDDD Configuration Panel


- x2timer server running on the crate
 CPU AMC
 - can manage several x2timer AMCs and RTMs in the crate via PCIe
- Configurable remotely over Ethernet with DOOCS and JDDD user interface













Optical Links and Drift Compensation



Main Timing – Operator Interface




The PETRA IV Timing System


Upgrade of PETRA III to PETRA IV

From the 3rd to the 4th-generation synchrotron radiation source




The new PETRA IV synchrotron will replace PETRA III with an ultra low emittance ring adding a new experimental hall with beamlines.





PETRA IV will be essentially a "New Machine"


- Complete renewal of accelerator, injector and beamlines
- New RF sender, magnets, orbit feedback, beam diagnostics
- New injector (LPA Laser Plasma Accelerator) and new experimental hall (PXW)
- MTCA.4 to become the standard for r/o electronics
- New control system based on European XFEL experiences




- New lattice type: Hybrid Six-Bend Achromat (H6BA)
- 8 arcs [9 H6BA cells/arc] + ID straight sections
- More beamlines (37) [12 (von Laue Hall) + 3 (PXN) + 4 (PXE) + 18 (PXW)]


Upgrade of PETRA III to PETRA IV

From the 3rd to the 4th-generation synchrotron radiation source



The new PETRA IV synchrotron will replace PETRA III with an ultra low emittance ring adding a new experimental hall with beamlines.






PETRA IV will be essentially a "New Machine"

- Complete renewal of accelerator, injector and beamlines
- New RF sender, magnets, orbit feedback, beam diagnostics
- New injector (LPA Laser Plasma Accelerator) and new experimental hall (PXW)
- MTCA.4 to become the standard for r/o electronics
- New control system based on European XFEL experiences

New timing system needed!



- New lattice type: Hybrid Six-Bend Achromat (H6BA)
- 8 arcs [9 H6BA cells/arc] + ID straight sections
- More beamlines (37) [12 (von Laue Hall) + 3 (PXN) + 4 (PXE) + 18 (PXW)]

PETRA IV Timing System Concepts


Requirements


Machine & Experiments Requirements – Storage Ring

- RF Reference 500 MHz
- Revolution Frequency ~130.1 kHz
- 3840 RF buckets (2ns spacing)
- Two main operation modes:
 - Brightness mode: 1920b@200mA (4ns spacing)
 - Timing mode: 80b@ 80mA (96ns spacing)
- Two injectors (DESY IV / LPA)
- 37 beamlines in four halls


Key Requirements For The Timing System:

- Distributing a continuous RF reference signal
- Provide low jitter clocks (e.g. for ADC sampling)
- Provide continuous timing signals & trigger events
- Provide machine- & timing-specific data such as:
 - Revolution counter
 - Machine state, beam mode
 - Bunch pattern, beam currents, etc.
- Dedicated distribution network with drift compensation
- Common hardware for transmitter and receiver
- Common timing system for accelerator and beamlines (decoupled from the injector's timing system for chromaticity studies)






Generation of Revolution Trigger and Bunch Trigger in the PETRA IV Timing System. The example describes the case of a 4ns gap between two consecutive filled RF buckets (as in Brightness Mode). The configuration of the first filled RF bucket will be stored in the LSB of the Bunch Pattern.



PETRA IV Timing System

DAMC-X3TIMER – Demonstrator


- Based on the concept & functionality of the x2timer timing module
- Improvements w.r.t. x2timer:
 - Clock jitter reduction
 - Better short- & long-term signal stability
 - Fine delay adjustment
 - Enhanced processing capabilities [Zynq SoC FPGA]
 - Modern AMC card management
 - etc.





Talk: Wed, 03.12, 11:15, Hendrik Lippek "DAMC-X3TIMER Status Update"





DAMC-X3TIMER Module

Main I/O Ports

Front Panel


- SFP(+) → timing data TX/RX
- SMA → RF input/output
- RJ45 → LVDS output [clocks, triggers, data]
- RJ45 → LVDS input [ext. sync/triggers]
- SD-Card → aux. FW / SoC SW

AMC Backplane


- PCIe
 → communication to MTCA-CPU
- Ethernet → access to Zynq PS
- Ports 12-15 → low latency links [clocks, triggers, data]
- Ports 17-20 → M-LVDS lanes [clocks, triggers, data]
- IPMI to MMC → management, firmware update

RTM Zone 3 [Class D1.1]

- MGT Lanes → timing data distribution
- LVDS → clocks, triggers, data
- SPI / I2C → board configuration



PETRA IV Timing System



Summary

European XFEL Timing System (with x2timer AMC and RTM)

- In operation since 2017
- Provides:
 - 10ps RMS jitter and drift after 4 km
 - Triggers with delays and width (9.23ns resolution)
 - 3 channels with 5ps resolution on optional RTM
 - Wide range of phase-stable clocks
 - Reliable distribution of timing data and bunch patterns
 - Divider synchronisation with main repetition rate
 - 23 outputs on front panel, backplane & RTM backplane
 - User panels for complex output functions
- Timing server has more than 2200 properties [including 160 archived channels]
- Timing module designed by **DESY & Uni Stockholm**, available from **N.A.T.** as **NAMC-psTimer**

PETRA IV Timing System (with DAMC-X3TIMER)

- In development phase[PETRA IV start of operation planned for 2032]
- Based on concept and functionality of x2timer
 + improvements
 - Clock jitter
 - Short- & long-term stability
 - Fine delay
 - Zyng SoC FPGA, etc.
- Timing module demonstrator being tested
- Timing firmware & software being developed

Thank you!

Contact

DESY. Deutsches

Elektronen-Synchrotron

www.desy.de

Victor Andrei

Machine Control Systems (MCS)

Phone : +49 (0)40 8998-3352

Email : <u>victor.andrei@desy.de</u>