

European XFEL and PETRA IV Timing Systems

Overview

Victor Andrei

DESY, MCS (Machine Control System)

[on behalf of the MCS and PETRA IV WP 2.09 Timing and RF Synchronisation groups]

MTCA Workshop, DESY, Hamburg, 02.12.2025


Outline

- **European XFEL / PETRA IV machine characteristics and requirements**
- **Timing System Concepts**
- **MTCA.4 Components of the Timing System**
- **Timing System Software**
- **Summary**

The EuXFEL Timing System

The European XFEL



Accelerator and Photon Beamlines



Timing System Concepts

Machine And Experiments Requirements – Pulsed Machine

- RF Reference 1.3 GHz
- Bunches up to 36000/s over 800 μ s RF pulse
- Bunch spacing from 502 kHz [1992 ns] up to 4.5 MHz [222 ns] at 10 Hz repetition [9 MHz raster $\rightarrow$ 111 ns steps]
- Pre-bunches, intermediate gaps
- Beamline-specific and user-defined bunch patterns






Courtesy: Tim Wilksen (DESY, MCS)

Timing System Concepts


The Timing (Bunch) Pattern

- Information block distributed by the timing system before each macro pulse or bunch train.
- Table of **8192 32-bit timing words**, each describing the bunch configuration at one 9 MHz raster point (111 ns)
 - 7222** timing words cover the **800 μ s** RF pulse length
- Timing words $\rightarrow$ used by timing modules to generate triggers and by hard- and software to classify bunches/pulses



Timing System Concepts


Layout, Topology & Distribution of Signals and Data



Timing in a MTCA.4 Crate

MTCA Common Modules

Application Modules (AMC + RTM)



MTCA.4 Timing System Components

x2timer / NAMC-psTimer AMC

Double mid-size AMC (with optional RTM)


- May be operated as
 - Transmitter, Repeater or Receiver**
 - Stand-alone w/ on-board PLL
- Optical Tx/Rx of 1.3 GHz telegram streams
- Low-jitter clock (5) and trigger (23) outputs
- Xilinx Spartan-6 FPGA (central logic unit)
- Software-accessible via PCIe
- Hot-swap capable
- Once configured it runs autonomously
 - No trigger/clock interruption if crate CPU is maintained/rebooted/replaced

Optional RTM:
9x optical-TX (SFP),
9x LVDS & TTL
(triggers or clocks)

MicroTCA backplane:
Clocks : TCLKA & TCLKB
Triggers : 8x M-LVDS

Drift compensation daughterboard

- 3 channels, each controlled by a separate μC
- Measures phase difference between MO clock and looped back signal
- Increases/decreases delay to keep phase stable (long-term phase drift 80ps peak-to-peak)



MTCA.4 Timing System Components

x2timer / NAMC-psTimer AMC



Double mid-size AMC (with optional RTM)

- May be operated as
 - Transmitter, Repeater or Receiver**
 - Stand-alone w/ on-board PLL

Optional RTM:
9x optical-TX (SFP),
9x LVDS & TTL
(triggers or clocks)

Drift compensation daughterboard


- 3 channels, each controlled by a separate μC
- Measures phase difference between MO clock and looped back signal
- Increases/decreases delay to keep phase stable (long-term phase drift 80ps peak-to-peak)



MTCA.4 Timing System Components


Timing RTMs (Rear Transition Modules)

RTM with **9 Lemo outputs** (50 Ohm) for trigger, clock and data distribution – 3 high-precision outputs (5ps steps)




**x2Timer /
NAMC-psTimer**
Receiver-Transmitter
MicroTCA.4 AMC

RTM with **9 optical outputs** (ST connector) for trigger, clock and data distribution




RTM with **9 optical SFP outputs** – length and drift compensated fiber links per channel



MTCA.4 Timing System Components


Adapters



Timing System Software


x2timer server & JDDD Configuration Panel

- **x2timer server** running on the crate CPU AMC
 - can manage several x2timer AMCs and RTMs in the crate via PCIe
- Configurable remotely over Ethernet with DOOCS and JDDD user interface




Timing System Software

One Trigger/Data/Clock Channel Configuration




Timing System Software

One Trigger/Data/Clock Channel Configuration




Timing System Software

One Trigger/Data/Clock Channel Configuration




Timing System Software

One Trigger/Data/Clock Channel Configuration




Timing System Software

Optical Links and Drift Compensation



Timing System Software

Main Timing – Operator Interface





The PETRA IV Timing System

Upgrade of PETRA III to PETRA IV

From the 3rd to the 4th-generation synchrotron radiation source




The new PETRA IV synchrotron will replace PETRA III with an ultra low emittance ring adding a new experimental hall with beamlines.



PETRA IV will be essentially a “New Machine”

- Complete renewal of accelerator, injector and beamlines
- New RF sender, magnets, orbit feedback, beam diagnostics
- New injector (LPA – Laser Plasma Accelerator) and new experimental hall (PXW)
- MTCA.4 to become the **standard** for r/o electronics
- New control system based on European XFEL experiences



Parameter	PETRA III	PETRA IV
Energy	6 GeV	6 GeV
Length	2304 m	2304 m
Emittance (H/V)	1300/13 pm-rad	< 20/3.33 pm rad
Brightness Mode	480b@200 mA	1920b@200 mA
Timing Mode	40b@100 mA	80b@80 mA
RF Frequency	499.6643 MHz	499.6643 MHz + 1.4989929 GHz
Harmonic Number	3840	3840
Revolution Freq.	130.121 kHz	130.121 kHz
Electronics Std.	VME, SEDAC, etc.	MTCA
Control System	Tine	DOOS + TANGO



- New lattice type: **Hybrid Six-Bend Achromat (H6BA)**
- 8 arcs [9 H6BA cells/arc] + ID straight sections
- **More beamlines (37)** [12 (von Laue Hall) + 3 (PXN) + 4 (PXE) + 18 (PXW)]

Upgrade of PETRA III to PETRA IV

From the 3rd to the 4th-generation synchrotron radiation source




The new PETRA IV synchrotron will replace PETRA III with an ultra low emittance ring adding a new experimental hall with beamlines.



PETRA IV will be essentially a “New Machine”

- Complete renewal of accelerator, injector and beamlines
- New RF sender, magnets, orbit feedback, beam diagnostics
- New injector (LPA – Laser Plasma Accelerator) and new experimental hall (PXW)
- MTCA.4 to become the **standard** for r/o electronics
- New control system based on European XFEL experiences

New timing system needed!



Parameter	PETRA III	PETRA IV
Energy	6 GeV	6 GeV
Length	2304 m	2304 m
Emittance (H/V)	1300/13 pm-rad	< 20/3.33 pm rad
Brightness Mode	480b@200 mA	1920b@200 mA
Timing Mode	40b@100 mA	80b@80 mA
RF Frequency	499.6643 MHz	499.6643 MHz + 1.4989929 GHz
Harmonic Number	3840	3840
Revolution Freq.	130.121 kHz	130.121 kHz
Electronics Std.	VME, SEDAC, etc.	MTCA
Control System	Tine	DOOS + TANGO

- New lattice type: **Hybrid Six-Bend Achromat (H6BA)**
- 8 arcs [9 H6BA cells/arc] + ID straight sections
- **More beamlines (37)** [12 (von Laue Hall) + 3 (PXN) + 4 (PXE) + 18 (PXW)]

PETRA IV Timing System Concepts




Requirements

Machine & Experiments Requirements – Storage Ring

- RF Reference 500 MHz
- Revolution Frequency ~ 130.1 kHz
- 3840 RF buckets (2ns spacing)
- Two main operation modes:
 - Brightness mode: 1920b@200mA (4ns spacing)
 - Timing mode: 80b@ 80mA (96ns spacing)
- Two injectors (DESY IV / LPA)
- 37 beamlines in four halls

Key Requirements For The Timing System:


- Distributing a continuous RF reference signal
- Provide low jitter clocks (e.g. for ADC sampling)
- Provide continuous timing signals & trigger events
- Provide machine- & timing-specific data such as:
 - Revolution counter
 - Machine state, beam mode
 - Bunch pattern, beam currents, etc.
- Dedicated distribution network with drift compensation
- Common hardware for transmitter and receiver
- Common timing system for accelerator and beamlines (decoupled from the injector's timing system for chromaticity studies)



Generation of Revolution Trigger and Bunch Trigger in the PETRA IV Timing System. The example describes the case of a 4ns gap between two consecutive filled RF buckets (as in Brightness Mode). The configuration of the first filled RF bucket will be stored in the LSB of the Bunch Pattern.

PETRA IV Timing System Concepts


Layout, Topology & Distribution of Signals and Data




PETRA IV Timing System

DAMC-X3TIMER – Demonstrator

- **Based on** the concept & functionality of the **x2timer** timing module
- Improvements w.r.t. x2timer:
 - Clock jitter reduction
 - Better short- & long-term signal stability
 - Fine delay adjustment
 - Enhanced processing capabilities [Zynq SoC FPGA]
 - Modern AMC card management
 - etc.




Talk: Wed, 03.12, 11:15, Hendrik Lippek
“DAMC-X3TIMER Status Update”



PETRA IV Timing System

Machine-Specific Data to Local Clients



Summary

European XFEL Timing System (with x2timer AMC and RTM)

- In operation since 2017
- Provides:
 - 10ps RMS jitter and drift after 4 km
 - Triggers with delays and width (9.23ns resolution)
 - 3 channels with 5ps resolution on optional RTM
 - Wide range of phase-stable clocks
 - Reliable distribution of timing data and bunch patterns
 - Divider synchronisation with main repetition rate
 - 23 outputs on front panel, backplane & RTM backplane
 - User panels for complex output functions
- Timing server has more than 2200 properties [including 160 archived channels]
- Timing module designed by **DESY & Uni Stockholm**, available from **N.A.T.** as **NAMC-psTimer**

PETRA IV Timing System (with DAMC-X3TIMER)

- In development phase
[PETRA IV start of operation planned for 2032]
- Based on concept and functionality of x2timer + improvements
 - Clock jitter
 - Short- & long-term stability
 - Fine delay
 - Zynq SoC FPGA, etc.
- Timing module demonstrator being tested
- Timing firmware & software being developed

Thank you!

Contact

DESY. Deutsches
Elektronen-Synchrotron

www.desy.de

Victor Andrei
Machine Control Systems (MCS)
Phone : +49 (0)40 8998-3352
Email : victor.andrei@desy.de