TMCB Firmware

Jaroslaw Szewinski[1], Bin Yang[2]

[1]National Center of Nuclear Research
[2]Deutsches Elektronen-Synchrotron

16.12.2011

Agenda

The Board



Board features

- 1x Spartan-6 FPGA (XC6SLX45T-2FGG484C)
- 8x Analog input, 1 MSPS, 16 bit (2x AD7655 ADC)
- 4x Analog input, 128 kSPS, 24 bit (4x AD7767 ADC)
- 2x Analog output, 1 MSPS, 18 bit, (2x AD5781 DAC)
- 4x Temp sensor (2x ADS1248)
- 2x Peltier (1x DAC8552 DAC, 2x LTC2365 ADC)
- GPIO (20x IO)
- Ethernet (1x DP83848C, RMII mode)
- RocketIO fiber interface (1x SFP)
- 13x LVDS pairs
- 2x I2C channels
- 8x LED

Implementation status

- 1x Spartan-6 FPGA (XC6SLX45T-2FGG484C)
- 8x Analog input, 1 MSPS, 16 bit (2x AD7655 ADC)
- 4x Analog input, 128 kSPS, 24 bit (4x AD7767 ADC)
- 2x Analog output, 1 MSPS, 18 bit, (2x AD5781 DAC)
- 4x Temp sensor (2x ADS1248)
- 2x Peltier (1x DAC8552 DAC, 2x LTC2365 ADC)
- GPIO (20x IO)
- Ethernet (1x DP83848C, RMII mode)
- RocketIO fiber interface (1x SFP)
- 13x LVDS pairs
- 2x I2C channels
- 8x LED

Agenda

MicroBlaze based embedded system for the Ethernet



TCP/IP Stack

- Standard LwIP stack could not be used because it needs at least 1MB of RAM - so new one has been created
- New stack supports minimal set of features needed to handle UDP protocol
- Memory is needed for TCP, to reconstruct big data blocks from fragmented packets (long buffer is needed)
- UDP transfers single packets, without taking care of data loss and packet order

Implemented parts of TCP/IP protocol family



Implementation

Protocol Stack:

- Support for Ethernet frames
- Support for the ARP protocol
- Support for the IPv4 protocol - without fragmentation and extended options (frame up to 1500 bytes)
- Support for the ICMP protocol - only response to echo request (ping)
- Support for the UDP protocol
- All code runs in 64kB of ram (probably less would be also fine)
- About 500 lines of C code

Software:

- MEX files for communication from Matlab are ready
- Dedicated DOOCS servers will be made for particular applications

Agenda

Firmware for Drift Calibration Module

- RF switches (GPIO) - ready
- Digital Controlled Attenuators (GPIO) - ready
- Temperature controller - under development
  - PID controller will be ported from ACB2.1
- Peltier (TEC) - to be done
- Amplitude RF detector, readout from 24-bit ADC - ready
- Operation modes (continues, switching) - under development
- Ethernet communication has used to set parameters - ready

Firmware for Fiber Link Optical Synchronization

- Analog monitoring (slow and fast ADCs) - ready
- Controller ($ADC \rightarrow IIR \rightarrow PID \rightarrow DAC$ feedback) - under development
  - Fast ADC readout - ready
  - DAC support - ready
  - PID controller will be ported from ACB2.1
  - Low-pass filter (2^{nd} order IIR) will be ported from ACB2.1
- Temperature monitoring - under development
- Temperature control with Peltier element - to be done
- Microwire protocol, for attenuators and phase shifters - to be done
- SFP fiber link interface - under development
- DOOCS server - to be done
  - C code for Ethernet communication with TMCB ready

Agenda

Difficulties

Difficulties

- **Ethernet** - No RAM memory on board caused the need for writing own TCP/IP stack implementation

Difficulties

- **Ethernet** - No RAM memory on board caused the need for writing own TCP/IP stack implementation
- **DAC** - Board no #2 had some problems with one of the DACs

Difficulties

- **Ethernet** - No RAM memory on board caused the need for writing own TCP/IP stack implementation
- **DAC** - Board no #2 had some problems with one of the DACs
- **SFP interface** - RocketIO is clock sensitive, and clock generated by I^2C programmable clock generator Si570. So, first the generated clock frequency has to be confirmed that it is correct (RocketIO expects precise frequency), and then debugging has to go down to debug core inside FPGA.

Difficulties

- **Ethernet** - No RAM memory on board caused the need for writing own TCP/IP stack implementation
- **DAC** - Board no #2 had some problems with one of the DACs
- **SFP interface** - RocketIO is clock sensitive, and clock generated by I^2C programmable clock generator Si570. So, first the generated clock frequency has to be confirmed that it is correct (RocketIO expects precise frequency), and then debugging has to go down to debug core inside FPGA.
- **Temperature sensors**
  - The sensor is self (PT100) had to be obtained first (took some time)
  - The ADC for temperature monitoring is complex, and has to correctly configured to work properly

ADS1248 (1)


K3
43650-0500
K4
43650-0500
Temp. Monitor
PT100
PT100
Shield
I
U
U
I
C143
47pF
C149
100nF
C144
47pF
C153
47pF
C150
100nF
C147
47pF
R87
0R0
R88
0R0
R89
0R0
R90
0R0
R95
835R
C159
47uF
ADC7
U26 ADS1248IPW
AIN0
AIN1
AIN2
AIN3
AIN4
AIN5
AIN6
AIN7
REFP0
REFN0
IEXC1
IEXC2
REFP1
REFN1
VREFOUT
VREFCOM
SCLK
DIN
DOUT
DRDY
CS
START
RESET
CLK
DVDD
DGND
AVDD
AVSS
ADC7_SCLK
ADC7_DIN
ADC7_DOUT
ADC7_DRDY#
ADC7_CS#
ADC7_START
ADC7_RESET#
ADC7_CLK
FB7
1kRac 50mA
+3V3
C169
100nF
FB8
1kRac 50mA
+5VA
C170
100nF
Icc=3mA

ADS1248 (2)


ADS1248 Only
REFP0/ GPIO0
REFN0/ GPIO1
REFP1
REFN1
AVDD
VREFOUT
VREFCOM
DVDD
ADS1247
ADS1248
Burnout Detect
VBIAS
VREF Mux
Voltage Reference
GPIO
System Monitor
AIN0/IEXC
AIN1/IEXC
AIN2/IEXC/GPIO2
AIN3/IEXC/GPIO3
AIN4/IEXC/GPIO4
AIN5/IEXC/GPIO5
AIN6/IEXC/GPIO6
AIN7/IEXC/GPIO7
ADS1248 Only
Input Mux
PGA
3rd Order ΔΣ Modulator
Adjustable Digital Filter
Serial Interface and Control
SCLK
DIN
DRDY
DOUT/DRDY
CS
START
RESET
Dual Current DACs
Internal Oscillator
Burnout Detect
AVSS
IEXC1
IEXC2
ADS1248 Only
CLK
DGND

ADS1248 (3)


AVDD
AVDD
IDAC2
IDAC1
AVSS
AVDD
VBIAS
AIN0
AIN1
System Monitors
AVDD
AVDD
Temperature Diode
VREFP
VREFN
VREFP1/4
VREFN1/4
VREFP0/4
VREFN0/4
AVDD/4
AVSS/4
DVDD/4
DGND/4
ADS1247/48 Only
AIN2
AIN3
ADS1248 Only
AIN4
AIN5
AIN6
AIN7
AVDD
Burnout Current Source
(0.5μA, 2μA, 10μA)
AIN_P
AIN_N
PGA
To ADC
Burnout Current Source
(0.5μA, 2μA, 10μA)
AVSS

Issues, plans

Issues:

- External RAM (SRAM, SDRAM) memory would make writing the embedded code easy.
- External EEPROM would be nice (for storing MAC address).
- Serial (USB-Serial) interface would be also nice (not critical).

Plans:

- DCM firmware is already being developed by B.Yang
- RF Optical fiberlink application will be developed by J.Szewinski

The end

Thank You