



Contribution ID: 24

Type: **not specified**

Lab Exercise (ISE design flow)

Wednesday 14 March 2012 13:30 (1h 30m)

continued

Presenter: ANDREI, Victor (University of Heidelberg)

Session Classification: FPGA School