



Contribution ID: 25

Type: **not specified**

Lab Exercise (EDK design flow)

Thursday 15 March 2012 09:00 (3h 30m)

continued

Presenters: KRÜGER, Hans (University of Bonn); Mr HEMPEREK, Tomasz (University of Bonn)

Session Classification: FPGA School