5th Detector Workshop of the Helmholtz Alliance "Physics at the Terascale" 14 – 16 March 2012, Physikalisches Institut Universität Bonn FPGA School



Embedded System Design Lab Course

T. Hemperek, H. Krüger, M. Lemarenko, M. Schnell Bonn University

Outline of the Lab Course

Tutorial 1: Creating an embedded system Tutorial 2: Adding EDK IP Tutorial 3: Adding custom IP Tutorial 4: Embedded system simulation Tutorial 5: Embedded ChipScope debugging Tutorial 6: MicroBlaze SPI flash bootloader

- Step-by-step walk through tutorials
- All tutorials build upon another
- For every tutorial there is a pre-compiled solution found in the directory EDK132_Lab<X>_Solution (X standing for the number of the tutorial)
- The solutions are accumulative: EDK132_Lab<N>_Solution includes the solutions of all tutorials M with M<N. For example, if you want to do Tutorial 4 and you haven't done Tutorial 3 you can start from EDK132_Lab3_Solution.
- The project output files from that directory can be used to avoid long compile times (**pre-compiled** core, ask instructors)



General Remarks



- Verilog is used as HDL option for this tutorial with only a few exceptions (VHDL would be supported by the tool chain as well)
- Getting started (Linux):
 - user: fpgaschool password: bonn2012
 - To set up environment type *xilinx* in your shell
 - Some examples need a terminal application. Use *cutecom* and set device to /dev/ttyUSB0
- Location of the **tutorial files**
 - user created project files: ~/EDK/EDK_Tutorial
 - solution files (precompiled): ~/EDK/EDK132_Lab<X>_Solution/EDK_Tutorial
- Start scripts for the Xilinx executables
 - ISE (Project Navigator): ise
 - XPS (Xilinx Platform Studio): *xps* should always be called from within ISE to load proper project settings
 - SDK (Software Development Kit): xsdk

Prerequisites



- Hardware
 - Spartan-6 LX9 MicroBoard (<u>http://em.avnet.com/s6microboard</u>)
 - Mini-USB cable
 - Ethernet cable



- Software
 - ISE WebPack (<u>http://www.xilinx.com/tools/webpack.htm</u>) with EDK add-on or ISE Embedded Edition version 13.2
 - USB-to-UART driver (Silicon Labs CP210x)
 - USB-to-JTAG driver (Digilent driver)
 - Xilinx board support files for Spartan-6 LX9 MicroBoard XBD (for EDK 13.2) files (available from Avnet)
- Additional reading
 - Support files download (registration required): http://em.avnet.com/s6microboard (also this lab course is based on the tutorials from AVNET)



Spartan-6 LX9 Microboard IO Devices





Spartan-6 LX9 Microboard Components



- FPGA
 - Xilinx Spartan-6 XC6SLX9-2CSG324C
- Memory
 - Micron 32 Mb x 16 (512 Mb) LPDDR Mobile SDRAM
 - 128 Mb Micron Multi-I/O SPI Flash
- Communication
 - FS USB-to-UART bridge (Silicon Labs CP2102)
 - FS USB-to- JTAG bridge (Atmel AT90USB162)
 - 10/100 Ethernet (National Semiconductor DP83848J PHY)
- Clocks
 - PLL, triple output, user programmable (TI CDCE913)





Spartan-6 LX9 Microboard Block Diagram



Helmholtz Alliance



Tutorial 1: Creating an Embedded System



Scope of the tutorial

- 1.1 Generating the hardware platform
- 1.2 Understanding what has been created
- 1.3 Using the SDK to compile a software application
- 1.4 Testing the system on the FPGA





Use the **Base System Builder** to create all project files needed for an embedded microcontroller (MicroBlaze) based system.

- To start the Xilinx ISE Project Navigator, type *ise* and create a new project: *File > New Project...*
- 2. Set the Project Location to **~/EDK** and the Project Name to **EDK_Tutorial**. Click Next.

•		
Specify project loc	ation and type.	
–Enter a name, locatio	ons, and comment for the project	
Name:	EDK_Tutorial	
Location:	~/EDK/EDK_Tutorial	
Location:	~/EDK/EDK_Tutorial]



- 3. Select *Spartan6, XC6SLX9, CSG324, -2*. Select *Verilog* as the Preferred Language. Click *Next*.
- 4. Click *Finish*

elect the device and design flow for the	project	
Property Name	Value	
Evaluation Development Board	Avnet Spartan-6 LX9 MicroBoard	-
Product Category	All	
Family	Spartan6	
Device	XC65LX9	
Package	C5G324	
Speed	-2	
Top-Level Source Type	HDL	-
Synthesis Tool	XST (VHDL/Verilog)	-
Simulator	ISim (VHDL/Veriloa)	7
Preferred Language	Verilog	-
Property Specification in Project File	Store all values	-
Manual Compile Order		
VHDL Source Analysis Standard	VHDL-93	-



5. Go to *Project > New Source...* then select *Embedded Processor*. Type *mb_system* for the File name. Click *Next*. Click *Finish*.

K_Tutorial
pro



- 6. A message will appear asking if you want to create a **Base System** using the BSB wizard, click **Yes**.
- 7. Select the **AXI system** then click **OK**.
- 8. In the **Welcome** window click *Next* to create a new design.
- 9. In the Board and System Selection Window select
 Avnet Spartan-6 LX9 MicroBoard. Configure the options as shown. Click Next.

Create a System for the Following Developmen	nt Board (Pre-selected Device Info)	
Board Vendor Avnet 💌 Bo	ard Name Avnet Spartan-6 LX9 MicroBoard 💌	Board Revision B
Create a System for a Custom Board		
oard Configuration		
Architecture spartan6 💌 Device 🛛 🖂	ssix9 💽 Reference Clock Frequency 66.6666	67 MH
Package csg324 T Speed Grade -2	Reset Polarity Active H	igh 🔽 🔲 Use Stepping
	Optimization Strategy	C Throughput
elated Information		



- 11. In the **Processor, Cache and Peripheral Configuration** window configure the following options
 - 100 MHz Processor Frequency
 - 16KB Local Memory.
 - 2KB Instruction Cache Memory
 - 2KB Data Cache Memory
 - Remove CDCE913_I2C core
 - Remove DIP_Switch_4Bits core
 - Remove Ethernet_MAC core
 - Click *Finish*.

essor Frequency 100 MHz				
ocessor Configuration				
Select a Processor				
microblaze_0		Enable Floating Point Unit	Γ	
		Local Memory Size	16 KB	•
		Instruction Cache Size	2 KB	-
		Data Cache Size	2 KB	•
vailable Peripherals Peripheral Names O IO Devices O Devices O D Switches 48its		Included Peripherals for microblaz	e_0	Select All Parameter
Valiable Peripherals Peripheral Names DIP_Switches_4Bits DIP_Switches_4Bits CDCE913_12C Internal Peripherals ax_bram_ctrl ax_bram_ctrl axi_timebase_wdt axi_timer	Add > < Remove	Included Peripherals for microblaz Core LEDs_4Bits Core: axi_gpio MCB3_LPDDR (Cached) Core: axi_s6_ddrx SPL_FLASH Core: axi_spi USB_Latt Core: axi_uartlite, Baud Rat	e_0 e: 9600, Data Bi	Select All Parameter

1.2 Understanding the System



Use the Xilinx Platform Studio IDE to generate the embedded hardware platform.



Embedded System Design Lab Course, H. Krüger, Bonn University, 2012

1.2 Understanding the System



- Select Project
 → Generate Block Diagram Image to view the block diagram for the
 project. The block diagram shows the connections between the different busses and
 components in the system. A jpeg image of the block diagram gets saved in your project
 in a folder named blockdiagram
- A datasheet of the system can also be generated. Go to *Project → Generate and View Design Report* to view the design report. This is an html file that is generated in a *report* subfolder.
- To view the general project options go to *Project > Project Options*... Click *Cancel* to close the window.
- Close XPS when finished.

1.2 Understanding the System



- Return to Project Navigator and Go to Project → Add Copy of Source to add the FPGA constraints to the project.
- 2. Select **mb_system.ucf** in the *mb_system\data* directory. Click **OK**.
- 3. Select **mb_system** in the hierarchy window.
- 4. **Double-click** on **Generate Top HDL Source** in the Processes window. This creates a HDL instantiation template for your MicroBlaze processor subsystem and instantiates into a new created Verilog module.





Xilinx SDK is an Eclipse based software development environment to create and debug software applications. Features include project management, multiple build configurations, C/C++ code editor, error navigation, a debugging and profiling environment, and source code version control.

1. Select *mb_system_i* in the Hierarchy window. *Double-click* on *Export Hardware To SDK with Bitstream* in the Processes window. This may take several minutes to complete.





2. Create a Workspace named **WorkSpace** in the *EDK_Tutorial* directory. Click **OK**.

🕸 Workspace Launcher	×
Select a workspace	
Xilinx SDK stores your projects in a folder called a workspace. Choose a workspace folder to use for this session.	
Workspace: ~/EDK/EDK_Tutorial/WorkSpace	Browse
Use this as the default and do not ask again	
	OK Cancel

- 3. You can close the Welcome window on the right side of the screen.
- 4. Go to *File > New > Xilinx C Project* to create a new C project.
- 5. Select **Peripheral Tests** application from the project templates then click **Next**.

Project name: peripheral_tests_0	
Vise default location	
Location: C:\Speedway\Spring_11\EDK\EDK_Tutorial\WorkSpace\peripheral_tests_0	Browse
Choose file system: default	
Target Hardware Hardware Platform: hw_platform_0 Processor: microblaze_0	v
Select Project Template Dhrystone Empty Application Hello World IwIP Echo Server Memory Tests Peripheral Tests SREC Bootloader Xilkernel POSIX Threads Demo	A

Embedded System Design Lab Course, H. Krüger, Bonn University, 2012



- 6. Change the Board Support Package project name to **Standalone_BSP**.
- 7. Click *Finish*. The application will start building and create an ELF file, which is the compiled application.

🐵 New Project	_ 🗆 ×
New Xilinx C Project Create a managed make application project. Choose from one of the sample applications.	G
Create a new Board Support Package project	
The template provided by application 'Peripheral Tests' will be used to configure the project.	
Project name: Standalone_BSP	
✓ Use default location	
Location: $\int C:\Speedway\Spring_11\EDK\EDK_Tutorial\Work\Space\Standalone_BSP.$	Browse
Choose file system: default 💌	
O Target an existing Board Support Package	
Available Board Support Packages:	
Standalone_BSP {OS: standalone}	

PHYSICS AT THE TERA SCALE Heimholtz Alliance

- The Project Explorer View in SDK contains 3 projects: the hardware platform, the Board Support Package, and the C application
- 9. The Board Support Package lists all the libraries and include files associated with the hardware project. The *microblaze_O\include* folder contains all the header files applicable for the current project.
- The peripheral_tests_0 project contains C source files to test each peripheral. Expand the project src folder to view the sources. The project is compiled automatically after being created.
- 11. Double click on the **testperiph.c** file to view the main application.
- To view the project properties right click on the peripheral_tests_0 project and select *Properties*.
 Expand C/C++ Build and select *Settings* to view all the build options. Click *Cancel* to exit.





- 13. The system contains internal BRAM memory as well as external DDR memory. We can select where the code will be physically located through a linker script.
- Use the drop-down list to select the internal BRAM memory, *microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl*, for all the code sections. Click Generate then *Yes*.

nerate linker script					42
ontrol your application's memory map.					
Dutput Settings Project: peripheral_tests_0 Dutput Script: ~/EDK/EDK_Tutorial/WorkSp Modify project build settings as follows: Set generated script on all project build o	ace/peripheral_te onfigurations	sts_0\src\ls	Browse	Basic Advanced Place Code Sections in: Place Data Sections in: Place Heap and Stack in: Heap Size:	microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl microblaze_0_i_bram_ctrl_microblaze_0_d_bram_ctrl 1 KB
Hardware Memory Map	Race Address	Size		Stack Size:	1 KB
Microblaze_0_i_bram_ctrl_microblaze MCB3_LPDDR_S0_AXI_BASEADDR	0x0000000 0x8C000000	16 KB 64 MB			

- The LX9 MicroBoard uses two different USB interfaces for connecting to a PC for debugging and programming the device. Connect **both** USB cables:
 - USB-to-UART bridge for debug output (virtual COM port). The COM port was specified when installing the drivers for the Silicon Labs USB-to-UART Bridge (Windows: check Device Manager for COM port number, Linux: set correct TTY)
 - USB-to-JTAG bridge for programming the board (*.bit, *.elf file download, Flash programming)



Embedded System Design Lab Course, H. Krüger, Bonn University, 2012

PHYSICS

At first, the hardware configuration is downloaded, and the processor reset to a state which allows the download of an application (bootloop).

- 2. In SDK, click on the Program FPGA icon 🎥
 - For the Bitstream, browse to the EDK_Tutorial directory and select mb_system_top.bit
 - For the BMM File, browse to the EDK_Tutorial directory and select edkBmmFile_bd.bmm
 - Select *bootloop* as ELF file to set processor to a state to accept the download of an application (see next step)
 - Click on **Program**

Program FPGA Program FPGA Specify the bitstream and the	ELF files that reside in BRAM mem	MicroBlaze hardware configuration			
Hardware Configuration Hardware Specification: C:\Xil	inx\Embedded\EDK_Tutorial\Wor	pace\mb_system_hw_platfo	orm\system.xml		
Bitstream: C:\Xilinx\Embedded\EDK_Tutorial\mb_system_top.bit					
BMM File: C:\Xilinx\Embedded\EDK_Tutorial\edkBmmFile_bd.bmm Block RAM Browse					
Software Configuration		memory map			
Processor ELF File	to Initialize in Block RAM				
microblaze_0 bootloop		<u>•</u>			
?	Software to loaded to the BRAM	Progr	am Cancel		

PHYSICS

Now the file *peripheral_test_0.elf* is selected to download and launch the application.

- 3. In the **SDK Project Explorer View**, right-click on the **peripheral_tests_0** project and select **Run As -> Run Configurations**.
- 4. Select Xilinx C/C++ ELF and click on the *New Launch Configuration* icon.

🐵 Run Configurations				×
Create, manage, and run cont	figurations New	Launch Configura	tion	
Image: Second system Image: Second system	Name: peripheral_tests_0 Debug Main Device Initialization C/C++ Application: Closed Comparison Debug\peripheral_tests_0.elf Project: Peripheral_tests_0 Build (if required) before launching Build (if required) before launching Build configuration: Debug Debug © Enable auto build © Use workspace settings Image: Connect process input & output to a	STDIO Connection Profile Options Disable auto build <u>Configure Workspace S</u> terminal.	Debugger Options C Search Project Bro Bro	ommon



PHYSICS AT THE

Helmholtz



The **Run Configuration** contains settings to run the application on the target board. We will change the settings to disable STDIO inputs and outputs on the SDK console (stability issues). Instead we will be using **cutecom** as a terminal application.

- 5. In the **SDK Run Configurations** window, select the **STDIO Connection tab**.
- 6. <u>Uncheck</u> the **Connect STDIO to Console** box.
- 7. Start **cutecom** with settings
 - Device: /dev/ttyUSB0
 - BAUD rate: 9600
 - Data bits: 8
 - Stop bits: 1
 - no handshake
- 8. Click *Run* in the SDK window.



<u>O</u> pen device	Device:	/dev/ttyUSB0	Parity:	None 🔻
Cl <u>o</u> se device	Baud rate:	9600	🖌 Handshake: 🗖 So	ftware 🗖 Hardware
<u>A</u> bout	Data bits:	8	🖌 Open for: 🔽 Re	ading 🔽 Writing
Quit	Stop bits:	1	🖌 🔽 Apply settings v	vhen opening



9. Verify that the different peripheral print statements appear on the **Console** output window and that all tests pass. Alternatively one could use any another terminal program to connect to the COM port.

```
      Image: Second Second
```

10. Close the **SDK**. This is the end of tutorial 1.



Tutorial 2: Adding EDK IP

Scope of the tutorial

- 2.1 Adding a new peripheral (→ DIP switches)
- 2.2 Writing code for the peripheral
- 2.3 Testing the system





We will use Xilinx Platform Studio (XPS) to add and connect a new peripheral to the existing system.

- Start Project Navigator and open the EDK_Tutorial project from the first tutorial. If this tutorial is your starting point, you can start with the project found in EDK132_Lab1_Solution
- 2. Double-click on the **mb_system.xmp** module to open the system in XPS.
- 3. Select the **IP Catalog** tab in the project window. The IP catalog lists all the processor peripherals available with extended information. Expand the **General Purpose IO** option. The peripherals can be sorted by column field. Right click on the peripheral to view its datasheet or change log information.

IP Catalog					⇔□₽×
12 🕀					
Description	IP Version	IP Type	Status	Processor Support	IP Classification
🖨 🐮 EDK Install					
🕀 Analog					
🕀 Bus and Bridge					
🕀 Clock, Reset and Interrupt					
Communication High-Speed					
Communication Low-Speed					
😥 DMA and Timer					
🕀 Debug					
FPGA Reconfiguration					
🚍 🖌 General Purpose IO					
🗼 📩 AXI General Purpose IO	1.01.a	axi_gpio	👷 PRODUCTION	MicroBlaze	PERIPHERAL
ັ 🛶 📩 XPS General Purpose IO	2.00.a	xps_gpio	PRODUCTION	PowerPC,MicroBlaze	PERIPHERAL
🕀 IO Modules					

Embedded System Design Lab Course, H. Krüger, Bonn University, 2012



- Select axi_gpio version 1.01.a on the list then drag and drop it to the System Assembly View window.
- The peripheral configuration window will open to configure the peripheral. Select
 Channel 1 and change the GPIO Data Channel Width from 32 to 4. Change Channel 1 is
 Input Only from 0 to 1.
- 6. Click **OK**.
- 7. When IP is added, a pop-up window will appear asking to automatically connect your new IP to the MicroBlaze core. Click **OK**.





8. Click on axi_gpio_0 in the *Name* column of the System Assembly window. Rename the instance to DIP_Switches.

A ALL	🐻 Bus Interfaces 🛛 Ports	Addresses		
X X M M	Name	Bus Name	ІР Туре	IP Version
	axi4_0		📩 axi_intercon	1.02.a
	axi4lite_0		👷 axi_intercon	1.02.a
	microblaze_0_dlmb		📩 lmb_v10	2.00.a
	microblaze_0_ilmb		☆ lmb_v10	2.00.a
	<u> <u> </u> <u> </u> <u> </u> <i>microblaze_0</i> </u>		📩 microblaze	8.10.a
▋▋▋▋▋Ţ▋▖▃▎▃▖▃	. ⊕ microblaze_0_bram_block		👷 bram_block	1.00.a
	. ⊕ microblaze_0_d_bram_ctrl		👷 lmb_bram_if	3.00.a
	. ⊕ microblaze_0_i_bram_ctrl		👷 lmb_bram_if	3.00.a
· ·	⊡ MCB3_LPDDR		🐈 axi_s6_ddrx	1.02.a
	. ⊕ debug_module		👷 mdm	2.00.Ь
<u> </u>	. ⊕ microblaze_0_intc		📩 axi_into	1.01.a
	DIP_Switches		★ axi_gpio	1.01.a
······	S_AXI	axi4lite_0		
.	🕀 LEDs_48its		🤺 axi_gpio	1.01.a

9. Click on the **Addresses** tab. The addresses view shows the address space for all the peripherals. The **Lock** box prevents the address for that peripheral from being changed when generating new addresses.

	0	0										non	-overlapping a	iddresse
					Chang	ge generate	d					for a	all peripherals	
					addre	ss paramet	ers							
•	Bus Interfaces	Ports	Addre	sses	if nec	essary		Generat	e Addres	is But	tton ——			
Ir	nstance			Base	Vame	Base Address	H	High Address	Size		Bus Interface(s	;)	Bus Name	Lock
E	∃- microblaze_0's A	ddress Map)											
	microblaze_0	D_d_bram_	ctrl	C_BAS	EADDR	0x00000000	0)x00003FFF	16K		SLMB		microblaze_0_dlmb	
	microblaze_0	D_i_bram_c	trl	C_BAS	EADDR	0x00000000	0)×00003FFF	16K	•	SLMB		microblaze_0_ilmb	
	LEDs_4Bits			C_BAS	EADDR	0x40000000	C	x4000FFFF	64K	•	S_AXI		axi4lite_0	
	- DIP_Switche	es		C_BAS	EADDR	0x40020000	<u> </u>	x4002FFFF	64K	•	S_AXI		axi4lite_0	
	RS232_Uart	_1		C_BAS	EADDR	0x40600000	0	x4060FFFF	64K	•	S_AXI		axi4lite_0	
	microblaze_0	D_intc		C_BAS	EADDR	0x41200000	0	x4120FFFF	64K	•	S_AXI		axi4lite_0	
	axi_timer_0			C_BAS	EADDR	0x41C00000	0	x41C0FFFF	64K	•	S_AXI		axi4lite_0	
	debug_modu	ule		C_BAS	EADDR	0x74800000	0	x7480FFFF	64K	•	S_AXI		axi4lite_0	
	MCB3_LPDD	R		C_50_	AXI_BASE	0xBC000000	C)×BFFFFFFF	64M	•	S0_AXI		axi4_0	

Embedded System Design Lab Course, H. Krüger, Bonn University, 2012



- 10. Click on the **Ports** tab. The Ports view shows the internal connections between the peripherals as well as the external ports connections
- 11. Expand *DIP_Switches* from the list. It will show the connections available for the peripheral.
- 12. Expand the **(IO_IF) gpio_0** selection. Look at the GPIO datasheet for a description of each port. The datasheet can be found by right-clicking on *DIP_Switches*.
- 13. Select **GPIO_IO_I** since the DIP switches are only inputs. Click on **No Connection** dropdown list in the **Net** column. Select **Make External** to add it the external ports list.
- 14. Select **GPIO_IO** net and set to **No Connection** as we are only using this port as an input.

⊡- DIP_Switches				
	Connected to BUS axi4lite_0	•		
⊡ (IO_IF) gpio_0	Connected to External Ports	•		
- GPIO_IO	axi_gpio_0_GPIO_IO		IO	[(C_GPIO_WIDT
GPIO_IO_I	DIP Switches GPIO IO I.	•	Ι	[(C_GPIO_WIDT
GPIO_IO_O	No Connection		0	[(C_GPIO_WIDT
GPIO_IO_T	New Connection		0	[(C_GPIO_WIDT
🕀 LEDs_48its	Make External			
⊕ axi_timer_0	DIP_Switches_GPIO_IO_I			
⊕ <i>R5232_Uart_1</i>	net_vcc			
E clock_generator_0	net_gnd			
<u> </u>	LEDs_4Bits_TRI_O			
•	RS232_Uart_1_sout			
-Legend	axi_timer_0_Interrupt			
Master 🍁 Slave 🏘 Master/Sla	clk_200_000080PLL0_nobuf		ected Ollinconn	ected Monitor
Construction Pliconce (noid	clk_200_0000MHzPLL0_nobuf	-		i BBRata 💯 Dour



15. Expand the **External Ports** to view the new connection. The name of the new external port is **DIP_Switches_GPIO_IO_I_pin** with a range of **[3:0]**.

Bus Interfaces Ports	Addresses			٩	ф2
Name	Net	Direction	Range	Class	
🖻 External Ports					
CLK_66MHZ	CLK_66MHZ	I 🗾		CLK 💽]
DIP_Switches_GPIO_IO	. DIP Switches GPIO IO I. 🛛 💌	I 🖬	[3:0]	NONE	1
LEDs_48its_TRI_O	DIP_Switches_GPIO_IO_I		[3:0]	NONE]]
- RESET	RESET 👱	II 🔳		RST 💽]
R5232_Uart_1_sin	R5232_Uart_1_sin 💻	I		NONE]
R5232_Uart_1_sout	R5232_Uart_1_sout 💻			NONE 💽]
axi_gpio_0_GPIO_IO_pin	i 🗛 🔤 🗛 📭 axi_gpio_0_GPIO_IO	IO 🗾	[3:0]	NONE]
mcbx_dram_addr	mcbx_dram_addr 📃 💌		[12:0]	NONE 💽]
mcbx_dram_ba	mcbx_dram_ba 💌		[1:0]	NONE]

We need to update the design information for SDK. In Tutorial 1, we exported our design to SDK from XPS, but since we are managing this embedded project from within Project Navigator, it will create the XML file and export the design to SDK.

16. Close XPS.

Since we've added a new port to MicroBlaze, it needs to be added to the HDL source. Additionally, we'll need to update the constraint file to add the pinout information for the DIP switches.

- 17. In Project Navigator, Open the top-level HDL file, **mb_system_top**, by double-clicking it. That will open the HDL source in editor.
- 18. Since the port goes externally to the FPGA it needs to be added to the entity/module declaration, add the following line as shown (add the highlighted, bold lines):

19. The same line needs to be added to the component/signal declaration of the mb_system. Add the following line as shown:

inout rzq; . output SPI_FLASH_HOLDn; input RESET; output [3:0] LEDs_4Bits_TRI_O; input CLK_66MHZ; input [3:0] DIP_Switches_GPIO_IO_I_pin;







DIP Switches GPIO IO I pin)

mb system

21. Save and close **mb_system_top.**

20. Finally, the instantiation of the **mb** system needs to be

- 22. Select the mb_system.ucf file, expand User Constraints in the Processes window and doubleclick on Edit Constraints (Text). In the UCF file add the lines: NET DIP_Switches_GPIO_IO_I_pin[0] LOC = "B3" | IOSTANDARD = "LVCMOS33" | PULLDOWN; NET DIP_Switches_GPIO_IO_I_pin[1] LOC = "A3" | IOSTANDARD = "LVCMOS33" | PULLDOWN; NET DIP_Switches_GPIO_IO_I_pin[2] LOC = "B4" | IOSTANDARD = "LVCMOS33" | PULLDOWN; NET DIP_Switches_GPIO_IO_I_pin[3] LOC = "A4" | IOSTANDARD = "LVCMOS33" | PULLDOWN;
- 23. Save and close the UCF file.
- 24. Expand the **mb_system_top** module in the **Hierarchy** window. Then select the embedded processor, **mb_system_i mb_system(mb_system.xmp)**.
- 25. Double-Click on **Export Hardware Design to SDK with Bitstream** to update the bit file with the new peripheral. This will take several minutes.



2.2 Writing Code for the New Peripheral



To test the new peripheral we will create a new software application in **Platform Studio SDK** and use the GPIO device drivers.

- 1. When SDK opens select the **Workspace** from *EDK_Tutorial*.
- The peripheral datasheets and address map can be found under the hardware platform.
 Expand the mb_system_hw_platform project and double-click on the system.xml file.
- 3. Open the axi_gpio datasheet to view the GPIO register map. The GPIO_Data Register is located at the base address of the peripheral, which is 0x40020000 for the DIP Switches. NOTE: You can open the datasheet by clicking on the hyperlink for the axi_gpio peripheral, however if no hyperlink is available, you can open the open the datasheet by expanding Standalone_BSP, then expanding BSP_Documentation and double-clicking on gpio_v3_00_a.

Base Address + Offset (hex)	Register Name	Access Type	Default Value (hex)	Description
C_BASEADDR + 0x00	GPIO_DATA	Read/Write	0x0	Channel 1 AXI GPIO Data Register.
C_BASEADDR + 0x04	GPIO_TRI	Read/Write	0×0	Channel 1 AXI GPIO Three-state Register.
C_BASEADDR + 0x08	GPIO2_DATA	Read/Write	0x0	Channel 2 AXI GPIO Data Register.
C_BASEADDR + 0x0C	GPIO2_TRI	Read/Write	0×0	Channel 2 AXI GPIO Three-state Register.

Table 4	4: R	legi	sters
---------	------	------	-------

2.2 Writing Code for the New Peripheral



- 4. Go to File > New > Xilinx C Project.
- 5. Name the project **Tutorial_Test** and select Empty Application from the project templates. Click **Next**.
- 6. Select Target an Existing Board Support Package then click Finish.

💀 New Project	
New Xilinx C Project Create a managed make application project. Choose from one of the sample applications.	G
Project name: Tutorial_Test	
Use default location	
Location: C\Embedded\Tutorial_01\WorkSpace\Tutorial_Test	Browse
Target Hardware Hardware Platform: mb_system_hw_platform Processor: microblaze_0 Select Project Template Description Dhrystone Percessor: Empty Application A blank C project. Hello World NUP Echo Server Memory Tests Peripheral Tests SREC Bootloader Xilkernel POSIX Threads Demo	Y
Back Next > Finish	Cancel


7. We need to add a source file for the new empty C project. Select the *Tutorial_Test\src* folder and go to File > New > Source File. Enter *main.c* for the file name. Click Finish.

8. Inside *main.c*, after the comments, add:

🐵 New Source	File		
Create a new s	ource file.		C
Source Folder:	Tutorial_Test/src		Browse
Source File:	main.c		
Template:	Default ⊂ source template	•	Configure
?		Finish	Cancel

9. Save the *main.c* file. The application will be compiled when saved. The **Project** menu gives options to change the behavior for building the application.



10. Create a Linker Script for the new application. Right-click on the **Tutorial_Test** project and select **Generate Linker Script.** Select

microbalze_0_i_bram_ctlr_microblaze_0_d_bram_ctlr for all the code sections to place them in the internal BRAMs. Click on **Generate**. Click **Yes** to overwrite the existing linker

cript							
inpe.	🐵 Generate a linker script						×
	Generate linker script Control your application's memory map.						
	Output Settings Project: Tutorial_Test Output Script: LX9\EDK13_1\EDK_Tutorial\WorkSpace\T Modify project build settings as follows: Set generated script on all project build c	iutorial_Test\src\ls onfigurations	cript.ld Br	owse	Basic Advanced Place Code Sections in: Place Data Sections in: Place Heap and Stack in: Heap Size: Stack Size:	microblaze_0_i_bram_ microblaze_0_i_bram_ microblaze_0_i_bram_ 1 KB	:trl_microblaze_0_d_bram_ctrl :trl_microblaze_0_d_bram_ctrl :trl_microblaze_0_d_bram_ctrl
	Memory microblaze_0_i_bram_ctrl_microblaze MCB3_LPDDR_S0_AXI_BASEADDR Eixed Section Assignments	Base Address 0×00000000 0×BC000000	Size 16 KB 64 MB				
						[Generate Cancel



We will add code after the print statement to turn-on the LEDs when the DIP switches are asserted.

- 11. On the left side expand the **Standalone_BSP** project. The **BSP Documentation** section contains the documentation for the device drivers. The **microblaze_0** folder contains the header files, compiled libraries, and sources for the Board Support Package.
- 12. Expand microblaze_0 then expand the include directory. Double click on the xparameters.h file to view the hardware parameters for the system. Using the macros will isolate the software from the actual hardware.
- 13. Inside the expanded **include** directory for **microblaze_0** are all the driver header files for the different peripherals. The **_l.h** denotes a low level driver. Double-click on **xgpio_l.h** to view the GPIO low level functions.
- 14. Click on **XGpio_ReadReg** in the **Outline** window to view the format to read the GPIO registers. We will also use the function **XGpio_WriteReg** to write to the LEDs. The Base Address for the device can be found in the **xparameters.h** file. The Data Register has an offset of 0x00.



Helmholtz Alliance



Embedded System Design Lab Course, H. Krüger, Bonn University, 2012



15. Add code to *main.c* to read DIP switches and write the settings to the LED output



- 16. Save and close the file. The application will be compiled automatically.
- 17. To view the changes made to *main.c*, right-click on *main.c* in the Project Explorer window and select Compare > With Local History... Click OK when finished.

2.3 Testing the Generated System

At first, the hardware configuration is downloaded, and the processor is reset to a state which allows the download of an application (bootloop).

- 1. In SDK, click on the Program FPGA icon 🎥
 - For the Bitstream, browse to the *EDK_Tutorial* directory and select mb_system_top.bit
 - For the BMM File, browse to the EDK_Tutorial directory and select edkBmmFile_bd.bmm
 - Select **bootloop** as ELF file to set processor to a state to accept the download of an application (see next step)
 - Click on **Program**

Program FPGA Program FPGA Specify the bitstream and the	ELF files that reside in BRAM men	MicroBlaze hardware ^o configuration	
Hardware Configuration Hardware Specification: C:\Xil	inx\Embedded\EDK_Tutorial\Work	opace\mb_system_hw_platfor	rm\system.xml
Bitstream: C:\Xilinx\Embedo	ed\EDK_Tutorial\mb_system_top.	bit	Browse
BMM File: C:\Xilinx\Embedo	ed\EDK_Tutorial\edkBmmFile_bd.t	Block RAM	Browse
Software Configuration		memory map	
Processor ELF File	to Initialize in Block RAM		
microblaze_0 bootloop		•	
?	software to loaded to the BRAM	Progra	m Cancel





2.3 Testing the Generated System

- In the SDK Project Explorer View, right-click on the Tutorial_Test project and select Run As > Run Configurations...
- 3. Select Xilinx C/C++ ELF and click on the New Launch Configuration icon
- 4. In the SDK Run Configurations window, select the STDIO Connection tab.
- 5. Uncheck Connect STDIO to Console. Start cutecom to open a terminal (see p. 25)
- 6. Click **Run** in **SDK**. Ensure that "-- Entering main() --" is displayed on the terminal.
- 7. Carefully modify the DIP switches positions to turn the LEDs on and off.

💀 Run Configurations		×
Create, manage, and run config	urations	
Y Image: Second se	Name: Tutorial_Test.elf Main Polyce Initialization C/C++ Application: Debug/Tutorial_Test.elf Project: Tutorial_Test Build (if required) before launch Build configuration: Debug Enable auto build Use workspace settings	Search Project Browse Disable auto build Configure Workspace Settings
Filter matched 6 of 6 items		Apply Reyert
?		Run Close



Embedded System Design Lab Course, H. Krüger, Bonn University, 2012



2.3 Testing the Generated System



- 8. When finished **Stop/Terminate** the application by pressing the red Stop/Terminate button in the Console window
- 9. Close **SDK**. This is the end of Tutorial 2.

😡 C/C++ - Tutorial_Test/main.c - Xi	linx SDK	
<u>File Edit Source Refactor Name</u>	vigate Se <u>a</u> rch <u>R</u> un <u>P</u> roject <u>X</u> ilinx Tools <u>W</u> indow <u>H</u> elp	
<mark>[]</mark>	Image: Second secon	:++
🕒 Project Explore 🛛 🗖 🗖	🕼 system.mss 🛛 庙 xparameters.h 🔂 main.c 🛛 🕞 kgpio_l.h 💙 🔭	
 Image: System hw_platform Image: Standalone_BSP Image: Standalone_Test 	<pre>* Created on: Sep 22, 2011 * Author: 028700 */ #include "xparameters.h" #include "stdio.h" #include "xgpio_1.h" //</pre>	Solution/E
	4	Þ
📑 🗘 🚰 Tutorial_Test		



Tutorial 3: Adding Custom IP

Scope of the tutorial

- 3.1 Creating a custom core (CIP wizard)
- 3.2 Customizing the peripheral
- 3.3 Adding the IP
- 3.4 Writing code
- 3.5 Testing the system





We will use the **Create/Import Peripheral (CIP)** wizard in **XPS** to create a new custom IP for the existing system. The custom IP will consist of a Pulse Width Modulator (PWM) controlled using a software mapped register.

If this tutorial is your starting point, you can use the EDK132_Lab2_Solution to start with

- 1. Start ISE Project Navigator and open the EDK_Tutorial project.
- 2. Double-click on the **mb_system.xmp** module to open the system in XPS.
- 3. Go to Hardware > Create or Import Peripheral... Click on Next.
- 4. Make sure that **Create templates for a new peripheral** is selected then click **Next**.

📀 Create Peripheral		<u>?</u> ×				
Peripheral Flow Indicate if you want to create a new peripheral o	Peripheral Flow Indicate if you want to create a new peripheral or import an existing peripheral.					
This tool will help you create templates for a new EDK and directory structures required by EDK will be gener	IP, or help you import an existing EDK IP into an XPS project or EDK repository. The interface f ated.	iles				
Create Templates	-Select flow Create templates for a new peripheral This tool will create HDL templates that have the EDK compliant port/parameter interface. Yow will need to implement the body of the peripheral.	Ju				

Embedded System Design Lab Course, H. Krüger, Bonn University, 2012

5. Select **To an XPS project**. Click on **Next**.



Enter the name for the new peripheral, axi_pwm, and then click Next.

Create Peripheral	? ×
Name and Version Indicate the name and version of your peripheral.	
Enter the name of the peripheral (upper case characters are not allowed). This name will be used as the top HDL design entity.	
Name: axi_pwm	
Version: 1.00.a	
Major revision: Minor revision: Hardware/Software compatibility revision:	
Description:	
—Logical library name: axi_pwm_v1_00_a — All HDL files (either created by you or generated by this tool) that are used to implement this peripheral must be compiled into the logical library name above. Any other referred logical libraries in your HDL are assumed to be available in the XPS project where this peripheral is used, or in EDK repositories indicated in the XPS project settings.	:
More Info < Back Next > Canc	el

PHYSICS AT THE

 Select AXI4-Lite: Simpler, non-burst control register style interface. Click Next.

The IPIF is a module isolating the user interface from the bus. In addition to facilitating bus attachment, the IPIF provides additional optional services. The services include software registers, user address ranges, FIFOs, software reset, interrupt support and bus-master access. You can click on the **More Info** button, then select **AXI Bus Interface > IPIF Features for AXI** to see a description of each feature.

 We will be using software registers to control the peripheral. Select User logic software register. We'll choose how many registers in the next screen. Unselect all other choices. Click Next.



PHYSICS

Helmholtz Alliance



9. We will use one 32-bit wide register to communicate with the PWM hardware. Though only twelve bits will be used to select the pulse duty cycle. Select **1** for the number of registers. Click on **Next**.

Iser 5/W Register		
Configure the software accessible registers in	your peripheral.	÷.
The user specific software accessible registers will software programs to control and to monitor the st or quad word boundaries depending on your desig wizard tool for your reference.	be implemented in the user-logic module of your peripheral. Su atus of your user logic. These registers are addressable on th n. An example logic for register read/write will be included in th User logic software registers may take full decoding service to generate CE decodes f interest. The diagram on the left shows the read/write the registers. Number of software accessible registers: gn	uch registers are typically provided for re byte, half-word, word, double word he user-logic module generated by the advantage of the slave IPIF address- for all of the individual register of e simplest set of IPIC slave signals to 1 (1 to 32)
IP2Bus_WrAck IP2Bus_Error	ser Logic	



10. The IP Interconnect (IPIC) uses a set of signals between the user logic and the AXI bus. We will use the default signals already selected. Click on **Next**.

🔶 Create Peripheral	1		and the second	S X
IP Interconnect (IPIC) Select the interface betwee	en the logic to be implem	ented in your peripheral and the IPIF.		
Your peripheral is connected to interconnect (IPIC) interface. S peripheral.	the bus through a suitab ome of the ports are alw N	ole IPIF module. Your peripheral interfa vays present. You can choose to includ lote: all IPIC ports are active high. Bus2IP_CIk	ces to the IPIF through a set of sign e the others based on the functiona Port description	als called the IP lity required by your
Peripheral AXI Slave Blocks Server User Logic	AXI Master	♥ Bus2IP_Resetn ■ Bus2IP_Addr ■ Bus2IP_CS ■ Bus2IP_Data ♥ Bus2IP_BE ♥ Bus2IP_RdCE ♥ Bus2IP_WrCE ♥ IP2Bus_Data ♥ IP2Bus_WrAck ♥ IP2Bus_Error		
	[Restore Defaults		
More Info			< <u>B</u> ack <u>N</u> ex	t > Cancel



- 11. Bus Functional Models can be generated to accelerate the IP verification. This tutorial does not cover the BFM simulation of the peripheral. Click on **Next**.
- 12. The wizard can also generate custom drivers for the peripheral and an ISE project. We will be using **XPS** and writing our own code to test the peripheral. This is also where you can select a Verilog template versus the default, VHDL. Leave it as VHDL for this

tutorial. Click on Next.

13. Click on **Finish** to create the peripheral.





The new peripheral has been created in */mb_system/pcores/axi_pwm_V1_00_a*. In the folder */hdl/vhdl* two files have been generated:

- axi_pwm.vhdl
- user_logic.vhdl



Both files will be edited now to implement the PWM functionality. The top level entity *axi_pwm.vhdl* instantiates the user logic (*USER_LOGIC*) and the proxy to the AXI interface (*AXI_LITE_IPIF*) which has been created according to the **CIP wizard** dialog.

 Within ISE open /mb_system/pcores/axi_pwm_V1_00_a/hdl/vhdl/axi_pwm.vhdl and add the code lines as described on the next slide. Alternatively you can browse to EDK132_Lab3_Solution and copy the VHDL file to the appropriate path in your EDK_Tutorial tree.



2. Add the external port to the ports declaration of axi_pwm.vhdl:

-- ADD USER PORTS BELOW THIS LINE -----

PWM_Out : out std_logic;

-- ADD USER PORTS ABOVE THIS LINE ------

3. Add the port to the USER_LOGIC_I component instantiation

-- MAP USER PORTS BELOW THIS LINE -----

PWM_Out => PWM_Out,

- -- MAP USER PORTS ABOVE THIS LINE ------
- 4. Save and close the file

5. Open the *user_logic.vhdl* file and implement the PWM output which will be controlled by the software register.

6. Add the ports declaration



-- ADD USER PORTS ABOVE THIS LINE ------

7. Add user signals declaration

-- USER signal declarations added here, as needed for user logic signal duty_cycle : std_logic_vector (11 downto 0); signal fcount : std_logic_vector (11 downto 0);



8. Add the user HDL code after the begin statement. The *user_logic* template already contains code to read and write the register.

```
-- USER logic implementation added here
-- Duty cycle is controlled by the software controlled register
duty_cycle <= slv_reg0(11 downto 0);
-- 12-bit rollover counter
counter : process (Bus2IP_Clk)
begin
    if (Bus2IP_Clk'event and Bus2IP_Clk = '1') then
        if Bus2IP_Resetn = '0' then
            fcount <= (others => '0');
        else fcount <= fcount + 1;
        end if;
    end if;
end if;
end process counter;
-- Enable the output for the duty cycle selected
PWM_Out <= '1' when (fcount < duty_cycle) else '0';</pre>
```

9. Save and close the file



The new external port needs to be added to the definition file for the peripheral in order to be used in **XPS**.

10. Open the *axi_pwm_v1_00_a\data* directory and open the file *axi_pwm_v2_1_0.mpd*.

11. Add the **PWM_Out** port

```
## Ports
PORT PWM_Out = "", DIR = 0
```

- 12. Save and close the file.
- 13. In XPS, rescan the user IP directories. Project > Rescan User Repositories.
- 14. The new core will now be available.



We will add and connect the new custom IP to the existing system following the same instructions as in the previous lab. We will remove the GPIO peripheral for the LEDs and connect the PWM peripheral to the LEDs.

- 1. In XPS, click on the IP Catalog tab in the Project Information Area.
- 2. Expand the **Project Local Pcores/USER** list to view the custom IP.





3. Select AXI_PWM then drag and drop it to the System Assembly View window. Click OK.



- 4. Click OK to connect this IP to MicroBlaze
- 5. Click on the Addresses tab to view the address range for the new IP

•	Bus Interfaces Ports Addr	resses						
Ir	nstance	Base Name	Base Address	High Address	Size	Bus Interface(s)	Bus Name	Lock
E	⊡- microblaze_0's Address Map		·					
	microblaze_0_d_bram_ctrl	C_BASEADDR	0x00000000	0x00003FFF	16K	SLMB	microblaze_0_dlmb	
	— microblaze_0_i_bram_ctrl	C_BASEADDR	0x00000000	0x00003FFF	16K	SLMB	microblaze_0_ilmb	
	LEDs_4Bits	C_BASEADDR	0x40000000	0×4000FFFF	64K	S_AXI	axi4lite_0	Π
	DIP_Switches	C_BASEADDR	0x40020000	0×4002FFFF	64K	S_AXI	axi4lite_0	Ē
	RS232_Uart_1	C_BASEADDR	0x40600000	0×4060FFFF	64K	S_AXI	axi4lite_0	Π
	SPI_FLASH	C_BASEADDR	0×40A00000	0×40A0FFFF	64K	S_AXI	axi4lite_0	Ē
	microblaze_0_intc	C_BASEADDR	0x41200000	0×4120FFFF	64K	S_AXI	axi4lite_0	Π
	axi_timer_0	C_BASEADDR	0x41C00000	0×41C0FFFF	64K	S_AXI	axi4lite_0	Ē
	debug_module	C_BASEADDR	0x74800000	0×7480FFFF	64K	S_AXI	axi4lite_0	
	axi_pwm_0	C_BASEADDR	0x7EE00000	0×7EE0FFFF	64K	S_AXI	axi4lite_0	
	MCB3_LPDDR	C_SO_AXI_BASE	0xC0000000	0xC3FFFFFF	64M	50_AXI	axi4_0	

Embedded System Design Lab Course, H. Krüger, Bonn University, 2012

6. Delete the GPIO peripheral instance for the LEDs. In the System Assemble View, right-click on the LEDS_4Bit instance and select Delete Instance. In the pop-up select Delete instance but do not remove the nets. Click OK.

> That is very important! If you delete the nets you cannot connect your new peripheral block.

 Click on the **Ports** tab. Expand **axi_pwm_0** from the list. It will show the connections available for the peripheral.

Bus Interfaces Ports Addresses		
Name	Net	Direct
😟 External Ports		
⊞ microblaze_0_dlmb		
庄 microblaze_0_ilmb		
. ⊕- microblaze_0		
microblaze_0_bram_block		
<u> microblaze_0_d_bram_ctrl</u>		
. ∰. microblaze_0_i_bram_ctrl		
⊕ MCB3_LPDDR		
i⊕- debu <u>g_</u> module		
🕂 microblaze_0_intc		
🗄 DIP_Switches		
🖻 axi_pwm_0		
PWM_Out	No Connection	• •
Ē (BUS_IF) S_AXI	Connected to BUS axi4lite_0	

Embedded System Design Lab Course, H. Krüger, Bonn University, 2012







 For PWM_Out click on the Net column and select New Connection from the drop-down list. The new net name will be axi_pwm_0_PWM_Out. If it does not appear, select it from the pull down.

🔆 Bus Interfaces 🛛 Ports 🔹 Addre	esses	
Name	Net	Direction
. MCB3_LPDDR		
🗄 debug_module		
microblaze_0_intc		
⊕ DIP_Switches		
Ė- axi_pwm_0		
PWM_Out	axinwm 0 PWM Out 💽	0
🖹 🗄 (BUS_IF) S_AXI	No Connection	
S_AXI_ACLK	New Connection	I
🗄 SPI_FLASH	Make External	
🕂 axi timer 0	axi_pwm_0_PWM_Out	

9. Expand the External Ports connections. For the LEDs_4Bits_TRI_O, replace the current Net entry with axi_pwm_0_PWM_Out & axi_pwm_0_PWM_Out & axi_pwm_0_PWM_Out & axi_pwm_0_PWM_Out. This concatenation will drive all 4 LED's with the same brightness.

Bus Interfaces Ports	Addresses			نە 😌	2
Name	Net		Direction	Range 🔄	•
External Ports					
- CLK_66MHZ	CLK_66MHZ	•	I		
DIP_Switches_GPIO_IO	DIP_Switches_GPIO_IO_I	•	I 🗾	[3:0]	
	_axi_pwm_0_PWM_Out & axi_pwm_0_PWM_Out & axi_pwm_0_PWM_Out & axi_pwm_0_PWM_Out	•	0 🗾	[3:0]	
RESET	RESET		I 🗾		
R5232_Uart_1_sin	RS232_Uart_1_sin	•	I 🗾		
R5232_Uart_1_sout	RS232_Uart_1_sout		0 🗾		
mcbx_dram_addr	/mcbx_dram_addr	•	0 🗾	[12:0]	
mcbx_dram_ba	mcbx_dram_ba		0 🗾	[1:0]	
mcbx_dram_cas_n	[mcbx_dram_cas_n	•	0 🗾		
mcbx_dram_cke	[mcbx_dram_cke		0 🗾		
mcbx_dram_clk	[mcbx_dram_clk	•			_
mcbx_dram_clk_n	[mcbx_dram_clk_n		0 🗾		
mcbx_dram_dq	[mcbx_dram_dq	•	IO 💽	[15:0]	
mcbx_dram_dqs	[mcbx_dram_dqs	•	IO 🗾		
mcbx_dram_ldm	[mcbx_dram_ldm	•			
mcbx_dram_ras_n	mcbx_dram_ras_n	•			
mcbx_dram_udm	Imcbx_dram_udm	•			
mcbx_dram_udqs	Imcbx_dram_udqs	•	10 🔳		
mcbx_dram_we_n	[mcbx_dram_we_n	•			
rzq	Irzq	•	JIO 🗾		



11. In **Project Navigator**, expand the **mb_system_top** module in the **Hierarchy** window. Then select the embedded processor, **mb_system_i – mb_system(mb_system.xmp)**.

> ISE	Project Navigator (0.61xd) - D:\Users\Hans\work\HHA\FPG	A_Tuto	orial_LX9\le	ectures\EDK132_Lab2_Solution\EDK_Tutorial\EDK_Tutorial.xis	
Eile	<u>Edit V</u> iew P <u>r</u> oject <u>S</u> ource <u>P</u> rocess <u>T</u> ools <u>W</u> i	ndow	Layout	Help	
1 🗋 🛛	▶ 🗊 🖗 🖏 🖓 🗇 🗇 🗙 👘 🖓 🖗	PB) @ <i>P</i>	2 🖂 🖻 🗉 🖻 🥕 🥙 🕨 🗴 🛠	
Design	+□₽×	1	167	<pre>slv_reg_read_sel <= Bus2IP_RdCE(0 downto 0);</pre>	
📑 👫 Vie	ew: 💿 🄯 Implementation 🔘 🎆 Simulation	₽ ∃	168	<pre>slv_write_ack <= Bus2IP_WrCE(0);</pre>	
a H	ierarchy	-	169	<pre>slv_read_ack <= Bus2IP_RdCE(0);</pre>	
	EDK Tutorial	=	170		
6	ref vcfslv9-2csq324	2	171	implement slave model software accessible regis	
	in whether the system top (mb system top.v)	-	172	SLAVE_REG_WRITE_PROC : process(BusziP_CIK) is	
<u></u>	mb system i - mb system (mb system.xmp)	12	174	begin	
a	mb_system.ucf	=	175	if Bus2IP Clk'event and Bus2IP Clk = '1' then	
279		A	176	if Bus2IP Resetn = '0' then	
61.d		C%	177	<pre>slv reg0 <= (others => '0');</pre>	
×	********	<u>~</u> *	178	else	
5	No Processes Running	×	179	case slv_reg_write_sel is	
		*	180	when "1" =>	
PI	rocesses: mb_system_i - mb_system		181	for byte_index in 0 to (C_SLV_DWIDTH/8)-	
91 E	🗠 🎽 🛛 Design Utilities		182	if (Bus2IP_BE(byte_index) = '1') the	
	Manage Processor Design (XPS)	\odot	183	slv_reg0(byte_index*8+7 downto byte_	
7 1	Generate Top HDL Source	_	184	end 11;	
	- COV Export Hardware Design To SDK without Bitstre		185	then others => pull:	
	COM Export Hardware Design To SDK with Bitstream		100	when others -> hurr,	
			107		
			∢	•	
> st	tart 📴 Design 🖺 Files 🚺 Libraries		user_lo	gic.vhd 🔯 📄 axi_pwm.vhd 💌	
Console ↔ □ ♂ ×					
Sta	Started : "XPS to edit mb_system.xmp".				
Xilinx Platform Studio					
•	• <u> </u>				
🔋 Console 🥝 Errors 🔔 Warnings 孩 Find in Files Results					
	Ln 76 Col 27 VHDL				

12. Double-Click on **Export Hardware Design to SDK with Bitstream** to update the bit file with the new peripheral. This may take several minutes.

3.4 Writing Code for the Custom Peripheral



To test the new peripheral we will add code to the **Tutorial_Test** project created with Platform Studio SDK. We will make use of the DIP switches to control the pulse duty cycle. The 4 DIP switches will be used to select the 4 most significant bits of the duty cycle. We will lose some precision but still be able to test the peripheral.

- Start Xilinx SDK and select the Workspace from EDK_Tutorial. NOTE: The applications will not compile since we removed the GPIO peripheral which was used for the LEDs. The duty cycle is controlled with a software register. From the address map defined in the user_logic code, the register is located at BaseAddress + 0x0.
- 2. Expand the **Standalone_BSP** project then **microblaze_0** in the **Project Explorer** window. Expand the include directory. Double click on the *xparameters.h* file to view the driver parameters for the custom peripheral:
- 3. Scroll down to view the address for custom peripheral.

/* Definitions for peripheral AXI_PWM_0 */
#define XPAR_AXI_PWM_0_BASEADDR 0x7EE00000
#define XPAR_AXI_PWM_0_HIGHADDR 0x7EE0FFFF



3.4 Writing Code for the Custom Peripheral



4. Double click on the *main.c* file in the **Tutorial_Test** project. We will modify the code to use the custom peripheral instead of the GPIO.



- 5. Save and close the file. Verify that the code compiled without errors.
- 6. The system is ready to be downloaded to the board.

3.5 Testing the Generated System

At first, the hardware configuration is downloaded, and the processor is reset to a state which allows the download of an application (bootloop).

- 1. In SDK, click on the Program FPGA icon 🎥
 - For the Bitstream, browse to the *EDK_Tutorial* directory and select mb_system_top.bit
 - For the BMM File, browse to the EDK_Tutorial directory and select edkBmmFile_bd.bmm
 - Select *bootloop* as ELF file to set processor to a state to accept the download of an application (see next step)
 - Click on **Program**

Program FPGA Program FPGA Specify the bitstream and the	ELF files that reside in BRAM memo	MicroBlaze hardware configuration	
Hardware Configuration Hardware Specification: C:\Xil Bitcheam:	inx\Embedded\EDK_Tutorial\Work	pace\mb_system_hw_platfor	m\system.xml Browse
BMM File: C:\Xilinx\Embedded\EDK_Tutorial\edkBmmFile_bd.bmm Block RAM Bro			
Software Configuration Processor ELF File microblaze_0 bootloop	to Initialize in Block RAM		
?	software to loaded to the BRAM	Progra	m Cancel



3.5 Testing the Generated System

- In the SDK Project Explorer View, right-click on the Tutorial_Test project and select Run As > Run Configurations...
- 3. Select Xilinx C/C++ ELF and click on the New Launch Configuration icon
- 4. In the SDK Run Configurations window, select the STDIO Connection tab.
- 5. Uncheck Connect STDIO to Console. Start cutecom to open a terminal (see p. 25)
- 6. Click **Run** in **SDK**. Ensure that "-- Entering main() --" is displayed on the terminal.
- 7. Carefully modify the DIP switches positions to turn the LEDs on and off.

Run Configurations	
Create, manage, and run configu	urations
Yee Image: Second	Name: Tutorial_Test.elf Main Project Initializatio STDIO Connection "3 C/C++ Application: Project. Browse Project: Tutorial_Test Browse Build (if required) before launching Build configuration: Debug Image: Configure Workspace Settings © Enable auto build Disable auto build Image: Configure Workspace Settings Image: Configure Workspace Settings
Filter matched 6 of 6 items	Apply Re <u>v</u> ert
?	Run Close





PHYSICS

3.5 Testing the Generated System



- 8. When finished **Stop/Terminate** the application by pressing the red Stop/Terminate button in the Console window
- 9. Close **SDK**. This is the end of Tutorial 3.

😡 C/C++ - Tutorial_Test/main.c - Xil	inx SDK	- • ×
<u>File Edit Source Refactor Nav</u>	igate Se <u>a</u> rch <u>R</u> un <u>P</u> roject <u>X</u> ilinx Tools <u>W</u> indow <u>H</u> elp	
<mark>☆ - 0 - 4 → 2 / 2 / 2 / 2 / 2 / 2 / 2 / 2 / 2 / 2</mark>	□ # 2 * * * * * * * * * * * * * * *	C/C++
🏠 Project Explore 🛛 🗖 🗖	🖬 system.mss 🕼 xparameters.h 🕼 main.c 🛛 🖒 xgpio_l.h 🎽	
Methodal Standalone (SSP) Imp_system_hw.platform Imp_system_heral_tests_0 Imp_standalone_BSP Imp_standal	<pre>* Created on: Sep 22, 2011 * Author: 028700 */ #include "xparameters.h" #include "xbasic_types.h" #include "xppio_1.h" //</pre>	E b2_Solution\E V V V V V V V V V V V V V
		4
📑 🕈 💝 Tutorial_Test		

Tutorial 4: Embedded System Simulation



Scope of the tutorial

- 3.1 Setting up the simulation environment
- 3.2 Adding a testbench file
- 3.3 Using Isim to simulate the system



4.1 Setting up the Simulation Environment



Very little setup is required to simulate an embedded design from **ISE**. We just need to verify that **ISim** is selected as the main hardware simulator and add the **Tutorial_Test** ELF file created in **SDK**.

NOTE: If this tutorial is your starting point, you can use the **EDK132_Lab03_Solution** to start from.

- 1. Start ISE Project Navigator and open the **EDK_Tutorial** project.
- Go to Project > Design Properties and verify that ISim is selected for simulation. Click OK. Choose Verilog as Preferred Language (VHDL would work as well).

Synthesis Tool	XST (VHDL/Verilog)
Simulator	ISim (VHDL/Verilog)
Preferred Language	Verilog 💌

4.1 Setting up the Simulation Environment

- Go to Project > Add Source. Browse to the \EDK_Tutorial\WorkSpace\Tutorial_Test\Debug\ directory and open Tutorial_Test.elf.
- 4. Set the associations to All and click OK.

- Check the box Use With box to associate the ELF file to the MicroBlaze processor for simulation and implementation. Click OK.

Adding files to project:

 Elf/Xmp File Associations

 Use this dialog to change the xmp processor associations for this ELF source.

 Source File:
 Tutorial_Test.elf

 Use With
 Xmp Source (processor) (action)

 Image: C:/Xilinx/Embedded/EDK_Tutorial/mb_system/mb_system.xmp (microblaze_0) (simulation)

 Image: C:/Xilinx/Embedded/EDK_Tutorial/mb_system/mb_system.xmp (microblaze_0) (implementation)

 Image: OK
 Cancel
 Apply

 Help



Helmholtz Alliance

PHYSICS AT THE

1 files (0 errors)

Help

οк

Cancel

X

4.2 Adding a Test Bench File



To simulate our design we will need to add a HDL test bench. The testbench will instantiate our top level module and provide stimulis for the input ports.

- 1. In **Project Navigator**, go to **Project > New Source**.
- Select Verilog Test Fixture (or VHDL Test Bench), select Testbench for the file name. Click Next.
- 3. Select mb_system_top and click Next. Click Finish.
- 4. Click on the **Simulation View** radio button. The type of simulation can be changed by using the drop-down list. We will do a **Behavioral** simulation.



4.2 Adding a Test Bench File



- 5. The test bench should be open in the Editor. If not, double-click on **Testbench**.
- 6. Add stimulus for the reset, and DIP switches. **Reset_in** is active high on the MicroBoard.
- 7. Save the test bench file.



4.2 Adding a Test Bench File



PHYSICS

8. Click on **Testbench – behavior (Testbench.v)** in the **Hierarchy Window**. Then in the Processes expand **ISim Simulator** and double-click **Behavioral Check Syntax**. This will check to see if you have any errors in your testbench.



4.3 Simulating the System



The simulation can take advantage of code running from BRAMs, providing a cycle accurate MicroBlaze simulation. We will be able to see and trace MicroBlaze execution. **ISim** will use the software application selected to initialize in BRAMs in **XPS**.

We will select the **Tutorial_Test** (ELF) application from the last tutorial (or the **EDK132_Lab3_Solution** in case you start from here).

At first we need to modify the application in **SDK** since writing to the UART would take too long in a simulation environment. We will need to comment out the print statement. Additionally, we need to make sure the application **Tutorial_Test** is checked to initialize the BRAMs (should have been done on p.68 already).

- 1. Start **SDK** and select the **Workspace** from **EDK_Tutorial**.
- 2. Open the **Tutorial_Test main.c** source file and comment out the print statement by adding // at the beginning of the line.
- 3. Save the **main.c** file. This will automatically compile the new ELF file.
- 4. Minimize **SDK**. Do not close it.
- 5. In Project Navigator, select **Testbench** in the hierarchy view.
- 6. In the **Processes** window, double-click on **Simulate Behavioral Model**. The tools will load and compile all the necessary files.
- 7. Wait for **ISim** to open. This could take several minutes as it is running **Simgen**.



PHYSICS AT THE

Helmholtz Alliance



- 8. We will add some internal signals to the waveform. Select the **Instances and Processes** window on the left side.
- 9. Expand **testbench**, then **UUT**, then **mb_system_i** to view the embedded system components. (see below.)
- 10. Select axi_pwm_0, then immediately below, expand the axi_pwm_0 and scroll down to view the USER_LOGIC_I signals. From the Objects window, drag pwm_out, fcount[11:0] and duty_cycle[11:0] to the waveform window.



Embedded System Design Lab Course, H. Krüger, Bonn University, 2012



- 11. Select microblaze_0 to view all the MicroBlaze objects. There are a lot valuable signals which can be observed during simulation. An example would be the program counter. In the Object window, scroll-down to the trace_pc[0:31] signal. Select the signal and drag it over to the Waveform Window.
- 12. To simplify the simulation waveform window, you can delete any of the mcbx and SPI_FLASH signals since we are not utilizing the LPDDR or FLASH in this tutorial. You can also rearrange the signals and change radix as show below.
- 13. Restart the simulation, click 🔄





14. Run the simulation for 140 us. In the console window, type: **run 140us**. Or type **140us** into the window as shown below and click **Run for Specified Time**,. This may take a few minutes to load.



- 15. Look at the cycles on the AXI bus and observe the pwm_out signal. You can see it goes valid twice during this period. In the simulation testbench, we've set to duty cycle widths and they are shown here. For the first and second PWM cycles, the duty cycle is set to 2048, and pwm_out is valid until fcount exceeds that value. In the third and forth PWM pulses, the duty cycle is set to 256.
- 16. You can also correlate the program counter (trace_pc) to the C application.
- 17. In SDK, expand the **Tutorial_Test/Debug** project. Double-click on the **Tutorial_Test.elf** executable file.

18. Scroll down to view the disassembly of the C code.

```
int main (void) {
1b0:
       3021fff8
                  addik r1, r1, -8
1b4: fa610004
                  swi r19, r1, 4
1b8: 12610000
                  addk
                          r19, r1, r0
   //print("-- Entering main() --\r\n");
   Duty Cycle = (u32 *) XPAR PLB PWM O BASEADDR;
1bc:
       b000c9c0
                  imm -13888
1c0: 30600000 addik r3, r0, 0
                 swi r3, r0, 2116 // 844 <Duty Cycle>
1c4: f8600844
   while (1) {
       DIP Read = XGpio ReadReg(XPAR DIP SWITCHES BASEADDR, 0);
                  imm -32446
 1c8:
       b0008142
1cc:
      30600000
                addik r3, r0, O
                 lwi r3, r3, O
1dO: e8630000
                  swi r3, r0, 2112
                                   // 840 <DIP Read>
1d4: f8600840
       //XGpio WriteReg(XPAR LEDS 4BITS BASEADDR, O, DIP Read);
       //Use the DIP Switches value for the duty cycle
       *(Duty_Cycle) = DIP_Read << 8;
                 lwi r4, r0, 2116 // 844 <Duty Cycle>
1d8:
       e8800844
      e8600840 lwi r3, r0, 2112 // 840 <DIP Read>
1dc:
1e0: 64630408 bslli r3, r3, 8
1e4: f8640000 swi r3, r4, 0
```



PHYSICS AT THE

Helmholtz Alliance



19. In the **ISim** simulation window, look at the **trace_pc** bus (change the radius to HEX). The PC goes between 0x1C8 and 0x1E4 which are the instructions contained in the while

loop.



- 20. There are many more MicroBlaze signals which can be observed.
- 21. Close ISim when finished. Close SDK.
- 22. In **Project Navigator**, switch back to the **Implementation** view by clicking the Implementation radio button.

That concludes this tutorial.