



Contribution ID: 21

Type: **not specified**

From HDL to Physical Implementation with FPGAs

Wednesday 14 March 2012 10:00 (40 minutes)

Presenter: ANDREI, Victor (University of Heidelberg)

Session Classification: FPGA School