INTRODUCTION TO EMBEDDED SYSTEMS

5th Detector Workshop of the Helmholtz Alliance "Physics at the Terascale"
14 – 16 March 2012, Physikalisches Institut Universität Bonn
FPGA School

Bonn **14th March 2012**

Tomasz Hemperek

PHYSICS AT THE TERA SCALE Helmholtz Alliance

universitätbonn

SI LAB Silizium Labor Bonn

Outline

- FPGA
- Computer Architecture in 5 min
- Embedded systems
- Bus as a interconnect
- Microblaze ecosystem
- EDK introduction
- SDK introduction

Field-Programmable Gate Arrays (FPGAs)

- **Fine-grained reconfigurable hardware**
- **Gate-Array: regular structure of “logic cells”, connected through an interconnection network**
- **Configuration stored in SRAM, must be loaded on**



universitätbonn

FPGA toolflow



- Hardware design is traditionally done by modeling the system in a hardware description language
- An FPGA “compiler” (synthesis tool) generates a netlist
- which is then mapped to the FPGA technology
- The inferred components are placed on the chip
- The connecting signals are routed through the interconnection network

universitätbonn

HDL Synthesis




```
process(clk, reset)
begin
  if reset = '1' then
    output <= '0';
  elsif clk'event AND clk = '1' then
    output <= a XOR b;
  end if;
end process;
```



universitätbonn

Technology Mapping





universitätbonn

Place & Route





universitätbonn

Xilinx ISE



universitätbonn

Evolution of FPGA



universitätbonn

Trends in VLSI Design



universitätbonn

Levels of Abstraction

Levels	Behavioral forms	Structural components	Physical objects
Transistor	Differential eq., current–voltage diagrams	Transistors, resistors, capacitors	Analog & digital cells
Gate	Boolean equations, finite–state machines	Gates, flip–flops	Modules or units
Register	Algorithms, flowcharts, instruction sets, generalized FSM	Adders, comparators, registers, counters, register files, queues	Microchips
Processor	Executable specification, programs	Processors, controllers, memories, ASICs, ASIPs	Printed–circuit boards or multi–chip modules



universitätbonn

Finite State Machines



universitätbonn

CPU – FSM Generalization



universitätbonn

CPU – Harvard Architecture



universitätbonn

CPU – Memory



universitätbonn

A Bus



universitätbonn

AXI Bus





universitätbonn

Emended System



Images by H.Walder

universitätbonn

Traditional Embedded System



universitätbonn

Configurable System on Chip (CSoC)



Images by H.Walder

universitätbonn

Advantages

- Fewer physical components
- Shorter development cycles
- Field-programmable (updates, new features...)
- Custom co-processors / accelerators
- Possibly higher performance through on-chip integration
- Signals on a chip can typically be clocked higher than signals across board traces
- Optimization between modules possible
- Partial reconfigurability
- Exchange peripherals while the rest of the system keeps running

TV SoC example



universitätbonn

Building a SoC

- **HW-Blocks are called IP “cores”**
  - Buy them like Software
  - Implement own cores
  - Usually highly parametrizable
- **Interconnect infrastructure**
  - Bus Architectures
  - P2P Links
- **Cores implement (standardized) interfaces**
- **Modelling kit determines parameters for cores and “generates” the system**



universitätbonn

Embedded CPUs

- **PowerPC 440 (hard core)**
  - 32 bit embedded PowerPC RISC
  - Up to 550 MHz
  - 2x 32 kB instruction and data caches
  - Memory management unit (MMU)
  - Hardware multiply and divide
  - Coprocessor interface (APU)
  - PLB and DCR bus interfaces



- **Others**
  - NIOS (Altera)
  - ARM
  - PicoBlaze (Xilinx), ...

- **MicroBlaze (soft core)**
  - 32 bit RISC architecture, up to 2
  - Min. configuration: 1,010 LUTs [XC5VLX330 FPGA: 207,360 LU
  - Highly configurable
    - Barrel Shifter
    - MMU, 2-64 kB instruction and d
    - HW Multiplier/Divider, FPU, Deb
  - PLB, LMB, FSL bus interfaces

universitätbonn

Microblaze Configuration



- High bandwith - Processor Bus (PLB/AXI)
- Configurable caches - Xilinx Cache Link (XCL)
- Local (BRAM) memory - Local Memory Bus (LMB)
- Co-processor port - Fast Simplex Link (FSL)

universitätbonn



universitätbonn

CSoC Hardware Design Flow



- **Higher level of abstraction**
- **Transform platform description into netlist**
  - Map, place & route to FPGA, or
  - Import in ISE and used in a larger FPGA design

universitätbonn

EDK – our system



universitätbonn


Xilinx Platform Studio (EDK_0.61xd) [System Assembly View]
File Edit View Project Hardware Device Configuration Debug Simulation Window Help
IP Catalog
Description
IP Ve
EDK Install
Analog
Bus and Bridge
Clock, Reset and Interrupt
Communication High-Speed
Communication Low-Speed
DMA and Timer
Debug
FPGA Reconfiguration
General Purpose IO
IO Modules
Interprocessor Communication
Memory and Memory Controller
PCI
Peripheral Controller
Processor
Utility
Verification
Project Local PCores
USER
Project
IP Catalog
AXI
LMB
Bus Interfaces
Ports
Addresses
Name
Bus Name
axi4lite_0
microblaze_0_dlmb
microblaze_0_ilmb
microblaze_0
microblaze_0_bram_block
microblaze_0_d_bram_ctrl
microblaze_0_i_bram_ctrl
SLMB
microblaze_0_il
debug_module
S_AXI
axi4lite_0
USB_Uart
S_AXI
axi4lite_0
clock_generator_0
proc_sys_reset_0
Bus Interface Filters
By Connection
Connected
Unconnected
By Bus Standard
AXI
LMB
Xilinx Point To
By Interface Type
Slaves
Masters
Master Slaves
Monitors
Targets
Initiators
Legend
Master Slave Master/Slave Target Initiator Connected Unconnected Monitor
Production License (paid) License (eval) Local Pre Production Beta Develo
Superseded Discontinued
Design Summary
System Assembly View
Block Diagram
Console
Generated Block Diagram.
Rasterizing dupa.jpg .....
SVG Rasterization successful
Console
Warnings
Errors

EDK – Bus Interface



universitätbonn

EDK - Ports

Bus Interfaces | Ports | Addresses

Name	Net	Direction	Range	Class
External Ports				
CLK_66MHZ	CLK_66MHZ	I		CLK
RESET	RESET	I		RST
USB_Uart_sin	USB_Uart_sin	I		NONE
USB_Uart_sout	USB_Uart_sout	O		NONE
axi4lite_0				
microblaze_0_dlmb				
microblaze_0_ilmb				
microblaze_0				
MB_RESET	proc_sys_reset_0_MB_Reset	I		RST
(BUS_IF) DLMB	Connected to BUS microblaze_0_dlmb			
(BUS_IF) ILMB	Connected to BUS microblaze_0_ilmb			
(BUS_IF) M_AXI_DP	Connected to BUS axi4lite_0			
(BUS_IF) M_AXI_IP	Not connected to BUS or External Ports			
microblaze_0_bram_block				
microblaze_0_d_bram_ctrl				
microblaze_0_i_bram_ctrl				
debug_module				
USB_Uart				
(BUS_IF) S_AXI	Connected to BUS axi4lite_0			
(IO_IF) uart_0	Connected to External Ports			
TX	USB_Uart_sout	O		
RX	USB_Uart_sin	I		
clock_generator_0				
proc_sys_reset_0				
Slowest_sync_clk	clk_100_0000MHz	I		CLK
Ext_Reset_In	RESET	I		RST
MB_Debug_Sys_Rst	proc_sys_reset_0_MB_Debug_Sys_Rst	I		RST
Dcm_locked	proc_sys_reset_0_Dcm_locked	I		
MB_Reset	proc_sys_reset_0_MB_Reset	O		RST
BUS_STRUCT_RESET	proc_sys_reset_0_BUS_STRUCT_RE...	O		RST
Interconnect_aresetn	proc_sys_reset_0_Interconnect_aresetn	O		RST

universitätbonn

EDK - Adresses

Bus Interfaces | Ports | Addresses

Instance	Base Name	Base Address	High Address	Size	Bus Interface(s)	Bus Name
microblaze_0's Address Map						
microblaze_0_d_bram_ctrl	C_BASEADDR	0x00000000	0x00001FFF	8K	SLMB	microblaze_0_...
microblaze_0_i_bram_ctrl	C_BASEADDR	0x00000000	0x00001FFF	8K	SLMB	microblaze_0_...
USB_Uart	C_BASEADDR	0x40600000	0x4060FFFF	64K	S_AXI	axi4lite_0
debug_module	C_BASEADDR	0x74800000	0x7480FFFF	64K	S_AXI	axi4lite_0

EDK – IP Catalog



universitätbonn

Backend Files



universitätbonn

CSoC Software Design Flow



universitätbonn

xSDK – HW platform



universitätbonn


C/C++ - hw_platform/system.xml - Xilinx SDK
File Edit Source Refactor Navigate Search Run Project Xilinx Tools Window Help
C/C++
Project Explorer
bsp
BSP Documentation
microblaze_0
libgen.log
libgen.options
Makefile
system.mss
hello_world
Binaries
Includes
Debug
src
hw_platform
system_bd.bmm
system.bit
system.xml
system.mss
system_bd.bmm
system.bit
system.xml
hw_platform Hardware Platform Specification
Design Information
Target FPGA Device: xc6slx9
Created With: EDK 13.2
Created On: Mon Mar 5 10:34:29 2012
Address Map for processor microblaze_0
microblaze_0_d_bram_ctrl 0x00000000 0x00001fff
microblaze_0_i_bram_ctrl 0x00000000 0x00001fff
debug_module 0x74800000 0x7480ffff
USB_Uart 0x40600000 0x4060ffff
IP blocks present in the design
proc_sys_reset_0 proc_sys_reset 3.00.a
microblaze_0_ilmb lmb_v10 2.00.b
microblaze_0_i_bram_ctrl lmb_bram_if_cntlr 3.00.b
microblaze_0_dlmb lmb_v10 2.00.b
microblaze_0_d_bram_ctrl lmb_bram_if_cntlr 3.00.b
microblaze_0_bram_block bram_block 1.00.a
microblaze_0 microblaze 8.20.a
debug_module mdm 2.00.b
clock_generator_0 clock_generator 4.02.a
axi4lite_0 axi_interconnect 1.03.a
USB_Uart axi_uartlite 1.02.a
Overview
Source
Problems
Tasks
Console
Properties
Terminal
C-Build [hw_platform]

xSDK – Hallo World Example



universitätbonn


Debug - XUPV4DHP02/src/main.cc - Xilinx SDK
File Edit Source Refactor Navigate Search Run Project Xilinx Tools Window Help
Debug
Debug
XUPV4DHP02.elf [Xilinx C/C++ ELF]
XUPV4DHP02.elf [Xilinx C/C++ ELF]
XMD Target Debug Agent (3/5/12 11:21 AM) (Suspended)
Thread [0] (Suspended)
1 main() main.cc:508 0x900053d4
mb-gdb (3/5/12 11:21 AM)
/home/mlemarenko/marduk/svn/DHP02/test_system/xsdk/XUPV4DHP02/Debug/XUPV4DHP0
Variables
Breakpoin
XMD Cons
Registers
Modules
Name
Value
netif
0x00000000
server_netif
0x00000000
ipaddr
{...}
netmask
{...}
main.cc
_start()
int main()
{
jtag_init();
lcd_init();
lwip_init();
struct netif *netif, server_netif;
struct ip_addr ipaddr, netmask, gw;
/* the mac address of the board. this should be unique per board */
Outline
stdio.h
string.h
xintc.h
xparameters.h
netif/xadapter.h
platform.h
platform_config.h
mb_interface.h
netif/etharp.h
lwip/init.h
echo.h
Console
Tasks
Terminal 1
Problems
Executables
Memory
XUPV4DHP02.elf [Xilinx C/C++ ELF] /home/mlemarenko/marduk/svn/DHP02/test_system/xsdk/XUPV4DHP02/Debug/XUPV4DHP02.elf (3/5/12 11:21 AM) [Console not connected to proces
Process STDIO not connected to console.
If you'd like to see UART output in this console, please modify STDIO settings in the Run/Debug configuration.

Raspberry Pi for $35





- Broadcom BCM2835 700MHz ARM1176JZFS processor with FPU and Videocore 4 GPU
- GPU provides Open GL ES 2.0, hardware-accelerated OpenVG, and 1080p30 H.264 high-profile decode
- 256MB RAM
- Boots from SD card, running the Fedora version of Linux
- 10/100 BaseT Ethernet socket
- HDMI socket
- USB 2.0 socket
- RCA video socket
- SD card socket
- Powered from microUSB socket
- 3.5mm audio out jack
- Header footprint for camera connection
- Dimensions: 85.6 x 53.98 x 17mm

universitätbonn

Belle2 SXD/PXD Tracking/Triggering



universitätbonn

Questions?