
INTRODUCTION TO EMBEDDED SYSTEMS

5th Detector Workshop of the Helmholtz Alliance "Physics at the Terascale" 14 – 16 March 2012, Physikalisches Institut Universität Bonn FPGA School

Bonn

14th March 2012

Tomasz Hemperek






Outline

- FPGA
- Computer Architecture in 5 min
- Embedded systems
- Bus as a interconnect
- Microblaze ecosystem
- EDK introduction
- SDK introduction




Field-Programmable Gate Arrays (FPGAs)

- Fine-grained reconfigurable hardware
- Gate-Array: regular structure of "logic cells", connected through an interconnection network
- Configuration stored in SRAM, must be loaded on




FPGA toolflow



- Hardware design is traditionally done by modeling the system in a hardware description language
- An FPGA "compiler" (synthesis tool) generates a netlist
- which is then mapped to the FPGA technology
- The inferred components are placed on the chip
- The connecting signals are routed through the interconnection network




HDL Synthesis






Technology Mapping






Place & Route






Xilinx ISE




Evolution of FPGA





Trends in VLSI Design






Levels of Abstraction

Levels	Behavioral forms	Structural components	Physical objects	
Transistor	Differential eq., current–voltage diagrams	Transistors, resistors, capacitors	Analog & digital cells	
Gate	Boolean equations, finite–state machines	Gates, flip–flops	Modules or units	
Register	Algorithms, flowcharts, instruction sets, generalized FSM	Adders, comparators, registers, counters, register files, queues	Microchips	
Processor	Executable specification, programs	Processors, controllers, memories, ASICs, ASIPs	Printed–circuit boards or multi–chip modules	
A = B + C; if(A) X = Y	Processor	Tra	ansistor	
Register	RAM RON		Ga	te




Finite State Machines








CPU – FSM Generalization






CPU – Harvard Architecture






CPU – Memory






A Bus






AXI Bus






Emended System



Images by H.Walder




Traditional Embedded System





Configurable System on Chip (CSoC)






Advantages

- Fewer physical components
- Shorter development cycles
- Field-programmable (updates, new features...)
- Custom co-processors / accelerators
- Possibly higher performance through on-chip integration
- Signals on a chip can typically be clocked higher than signals across board traces
- Optimization between modules possible
- Partial reconfigurability
- Exchange peripherals while the rest of the system keeps running



TV SoC example





Building a SoC

HW-Blocks are called IP "cores"

- Buy them like Software
- Implement own cores
- Usually highly parametrizable


Interconnect infrastructure

- Bus Architectures
- P2P Links



 Modelling kit determines parameters for cores and "generates" the system






Embedded CPUs

PowerPC 440 (hard core)

- 32 bit embedded PowerPC RISC
- Up to 550 MHz
- 2x 32 kB instruction and data caches
- Memory management unit (MMU)
- Hardware multiply and divide
- Coprocessor interface (APU)
- PLB and DCR bus interfaces




- Others
 - NIOS (Altera)
 - ARM
 - PicoBlaze (Xilinx), ...



- MicroBlaze (soft core)
 - 32 bit RISC architecture, up to 2
 - Min. configuration: 1,010 LUTs
 [XC5VLX330 FPGA: 207,360 LU
 - Highly configurable
 - Barrel Shifter
 - MMU, 2-64 kB instruction and d
 - HW Multiplier/Divider, FPU, Deb
 - PLB, LMB, FSL bus interfaces




Microblaze Configuration




- High bandwith Processor Bus (PLB/AXI)
- Configurable caches Xilinx Cache Link (XCL)
- Local (BRAM) memory Local Memory Bus (LMB)
- Co-processor port Fast Simplex Link (FSL)







CSoC Hardware Design Flow




Higher level of abstraction


Transform platform description into netlist

- Map, place & route to FPGA, or
- Import in ISE and used in a larger FPGA design




EDK – our system





EDK – Bus Interface





EDK - Ports

Jame	Net	Direction F	Range Class
∃- External Ports			
CLK_66MHZ	CLK_66MHZ	<u> </u>	CLK -
- RESET	RESET	<u> </u>	RST · NONE ·
	USB_Uart_sin	- I -	NONE -
USB_Uart_sout	USB_Uart_sout	<u>· 이·</u>	NONE -
₽- axi4lite_0			
≞ microblaze_0_dlmb			
🗄 microblaze_0_ilmb			
∃- microblaze_0			
MB_RESET	proc_sys_reset_0_MB_Reset	<u> </u>	RST
Ē∾ (BUS_IF) DLMB	Connected to BUS microblaze_0_dln		
⊕- (BUS_IF) ILMB	Connected to BUS microblaze_0_ilm	b <u>-</u>	
⊕ (BUS_IF) M_AXI_DP	Connected to BUS axi4lite_0	<u>.</u>	
⊞- (BUS_IF) M_AXI_IP	Not connected to BUS or External Po	ts 🔟	
microblaze_0_bram_block			
microblaze_0_d_bram_ctrl			
microblaze_0_i_bram_ctrl			
- debug_module			
∃- USB_Uart			
⊕∽ (BUS_IF) S_AXI	Connected to BUS axi4lite_0	<u> </u>	
⊟⊸ (IO_IF) uart_0	Connected to External Ports		
TX	USB_Uart_sout	<u> </u>	
L- RX	USB_Uart_sin	⊥ I	
- clock_generator_0			
∃ proc_sys_reset_0			
- Slowest_sync_clk	clk_100_0000MHz	I	CLK
Ext_Reset_In	RESET		RST
MB_Debug_Sys_Rst	proc_sys_reset_0_MB_Debug_Sys_		RST
- Dcm_locked	proc_sys_reset_0_Dcm_locked		507
MB_Reset	proc_sys_reset_0_MB_Reset		RST
BUS_STRUCT_RESET	proc_sys_reset_0_BUS_STRUCT_F		RST
۲۰۰۰ Interconnect_aresetn ا	proc_sys_reset_0_Interconnect_are	setn 🔟 O	RST



EDK - Adresses

🞽 Bus Interfaces 🛛 Ports 🛛 Add	dresses					
Instance	Base Name	Base Address	High Address	Size	Bus Interface(s)	Bus Name
🖻 microblaze_0's Address Map						
microblaze_0_d_bram_ctrl	C_BASEADDR	0×00000000	0×00001FFF	8K 🔄	SLMB	microblaze_0
microblaze_0_i_bram_ctrl	C_BASEADDR	0×00000000	0×00001FFF	8K 🔄	SLMB	microblaze_0
USB_Uart	C_BASEADDR	0x40600000	0×4060FFFF	64K 🔄	S_AXI	axi4lite_0
📗 🛄 debug_module	C_BASEADDR	0x74800000	0×7480FFFF	64K 🔄	S_AXI	axi4lite_0




EDK – IP Catalog


• • IP Ve Description 🖻 🐮 EDK Install 🗄 - Analog 🗄 - Bus and Bridge ⊡ Clock, Reset and Interrupt Communication High-Speed - Communication Low-Speed — 🖕 AXI IIC Interface 1.01. 🐈 AXI Quad SPI Interface 1.00. 👷 AXI SPI Interface 1.01. 🐈 AXI UART (16550-style) 1.01. 👷 AXI UART (Lite) 1.02. 👷 XPS IIC Interface 2.03. 👷 XPS PS2 Interface 1.01. 👷 XPS SPI Interface 2.02. --- 🐈 XPS UART (16550-style) 3.00. 🛄 🖕 XPS UART (Lite) 1.02. . ⊡ · Debug 🗄 General Purpose IO 🗕 🐈 AXI General Purpose IO 1.01. 🛄 🐈 XPS General Purpose IO 2.00. . ⊡ · IO Modules 🗄 Interprocessor Communication 🗄 - Memory and Memory Controller . ⊡ • PCI 🗄 Peripheral Controller . ⊡ Processor 🛄 📩 📩 MicroBlaze 8.20. ⊡ - Utility . ±- Verification 🖻 - Project Local PCores Ė- USER 🖳 🎇 RECTEST 1.00.



Backend Files



CSoC Software Design Flow






xSDK – HW platform

C/C++ - hw_platform/system.xml - Xilinx SDK	X
<u>E</u> ile <u>E</u> dit <u>S</u> ource Refac <u>t</u> or <u>N</u> avigate Se <u>a</u> rch <u>R</u> un <u>P</u> roject <u>X</u> ilinx Tools <u>W</u> indow <u>H</u> elp	
C⁺ ;;; C ; C ; C ; C ; C ; C ; C ; C ;	
웹 + 현 + ↔ ↔	
💫 Project Explorer 🛛 🦳 🖓 🗖 🖬 system.mss 📄 system_bd.bmm 📄 system.bit 🕼 system.xml 🕄 🗖 🗖	
E S ✓ hw_platform Hardware Platform Specification	₽
- Design Information	۲
▶ i BSP Documentation Target FPGA Device: xc6slx9 ▶ ▷ microblaze_0 Created With: EDK 13.2 □ libgen.log Created On: Mon Mar 5 10:34:29 2012 □ libgen.options	
Makefile Address Map for processor microblaze_0	
imicroblaze_0_d_bram_ctrl 0x0000000 0x00001fff microblaze_0_i_bram_ctrl 0x0000000 0x00001fff microblaze_0_i_bram_ctrl 0x0000000 0x00001fff debug_module 0x74800000 0x7480ffff WB inaries USB_Uart 0x40600000 0x4060ffff imicroblaze_0_i_bram_ctrl 0x000000 0x00000000000000000000000000	
Debug	
microblaze_0microblaze8.20.adebug_modulemdm2.00.bclock_generator_0clock_generator4.02.aaxi4lite_0axi_interconnect1.03.aUSB_Uartaxi_uartlite1.02.a	
Overview Source	
Problems @ Tasks □ Console □ Properties □ Terminal	
univers	itä

C/C++ - hw_platform/system.xml - Xilinx SDK		>
<u>F</u> ile <u>E</u> dit <u>S</u> ource Refac <u>t</u> or <u>N</u> avigate	Se <u>a</u> rch <u>R</u> un <u>P</u> roject <u>X</u> ilinx Tools <u>W</u> indow <u>H</u> elp	
╡ <mark>╴┇</mark> ╺╴╠╸╺╲╺ ╡╋╸╬╺╺╬╸╺╲╸		>++
Project Explorer 🛚 🗖	🖍 system.mss 📄 system_bd.bmm 📄 system.bit 👔 system.xml 😫	
⊑ 😫 ▽	hw_platform Hardware Platform Specification	물
 Bsp BSP Documentation microblaze_0 libgen.log libgen.options Makefile system.mss Makefile system.mss Debug System_bd.bmm system.bit system.xml 	Design Information Target FPGA Device: xc6sk9 Created With: EDK 13.2 Created On: Mon Mar 5 10:34:29 2012 Address Map for processor microblaze_0 microblaze_0_d_bram_ctrl 0x0000000 0x00001fff debug_module 0x74800000 0x4060ffff USB_Uart 0x40600000 0x4060ffff Proc_sys_reset_0 proc_sys_reset 3.00.a microblaze_0_ilbram_ctrl imb_bram_if_cntrl 3.00.b microblaze_0_ilbram_ctrl imb_bram_if_cntrl 3.00.b microblaze_0_obram_ctrl imb_bram_if_cntrl 3.00.b microblaze_0_obram_tcl limb_tran_if_cntrl 3.00.b microblaze_0_obram_tolock 1.00.a microblaze_0_obram_tolock 1.00.a microblaze_0_mide mdm 2.00.b clock_generator_0 clock_generator 4.02.a axi4lite_0 axi_interconnect 1.03.a USB_Uart axi_uartite 1.02.a Overview Source Problems @ Tasks © Console 13 Properties @ Terminal	
		×


xSDK – Hallo World Example



universität**bonn**

Debug - XUPV4DHP02/src/main.cc -	- Xilinx SDK	k	_ = ×		
<u>F</u> ile <u>E</u> dit <u>S</u> ource Refac <u>t</u> or <u>N</u> avigate Se <u>a</u> rch <u>R</u> un <u>P</u> roject <u>X</u> ilinx Tools <u>W</u> indow <u>H</u> elp					
] 📬 📲 🖻 🖻 📄 🗖 🛤 📓 🕸 🚱 🖓 🆓 🎱 🎥 🍘 🎆 🖗 🌮 🌗 🌮 🖉 🌮	\$		🖹 🏂 Debug 🛛 🎽 🎇		
🏇 Debug X 🕺 🖗 🕪 🗉 🔳 🕅 孢 👁 🗮 🖬 党 🗖 🗖	🗱 Variables 🕱 🤇	🗞 Breakpoin 🔀 XMD Cons 🔐 Register	s 🛋 Modules 🛛 🗖 🗖		
XUPV4DHP02.elf [Xilinx C/C++ ELF]		<u>%</u>] ⇒ t i	⊟ 🗳 🗙 💥 ▽		
▼ XUPV4DHP02.elf [Xilinx C/C++ ELF]	Name		Value		
▼ 🎯 XMD Target Debug Agent (3/5/12 11:21 AM) (Suspended)	► → netif		0×00000000		
▼ 109 Thread [0] (Suspended)	► → server netif		0×00000000		
≡ 1 main() main.cc:508 0x900053d4	▶ 🕖 ipaddr		{}		
▶ mb-gdb (3/5/12 11:21 AM)	▶ 🥭 netmask		{}		
/home/mlemarenko/marduk/svn/DHP02/test_system/xsdk/XUPV4DHP02/Debug/XUPV4DHP0	<		× ×		
			~		
			-		
< >>	<		>		
i main.cc ☎	- 8	🗄 Outline 🛛 🔰 🖡	🌾 ● 🗰 즈 🗆		
	^	📱 stdio.h	~		
int main()		🖬 string.h			
		🖬 xintc.h			
		🖬 xparameters.h			
<pre>jtag_init();</pre>		netif/xadapter.h			
<pre>lcd_init();</pre>		platform.h			
<pre>lwip_init();</pre>		platform_config.h			
<pre>struct netif *netif, server netif;</pre>		mb_interface.h			
<pre>struct ip_addr ipaddr, netmask, gw;</pre>		netif/etharp.h			
/* the mac address of the board. this should be unique per board */		Iwip/init.h			
	>	echo.h	~		
📮 Console 🕱 🖉 Tasks 🖉 Terminal 1 🔝 Problems 💽 Executables 🚺 Memory		= × 💥 📭 🖉			
XUPV4DHP02.elf [Xilinx C/C++ ELF] /home/mlemarenko/marduk/svn/DHP02/test_system/xsdk/XUPV4DHP02/Debug/XUPV4DHP02.elf (3/5/12 11:21 AM) [Console not connected to process					
Process STDIO not connected to console.					
If you'd like to see UART output in this console, please modify STDIO settings in the Run/Debug configuration.					
<u>र</u>			>		

Raspberry Pi for \$35






- Broadcom BCM2835 700MHz ARM1176JZFS processor with FPU and Videocore 4 GPU
- GPU provides Open GL ES 2.0, hardwareaccelerated OpenVG, and 1080p30 H.264 high-profile decode
- 256MB RAM
- Boots from SD card, running the Fedora version of Linux
- 10/100 BaseT Ethernet socket
- HDMI socket
- USB 2.0 socket
- RCA video socket
- SD card socket
- Powered from microUSB socket
- 3.5mm audio out jack
- Header footprint for camera connection
- Dimensions: 85.6 x 53.98 x 17mm



Belle2 SXD/PXD Tracking/Triggering







Questions?

