3D Integration & New Pixel Developments (focus: High Luminosity LHC)

Marlon Barbero (Bonn University) March 15th 2012

5th Detector Workshop Helmholtz Alliance, Bonn, March 14th -16th 2012





Introduction

- LHC, performing superbly.
- 2011: higher than expected luminosity
- 2011 a great LHC year... and more to come for 2012!

Silizium Labor Bonn



Current inner detectors at LHC



Current inner detectors at LHC



Needs for pixel upgrade for HL?

- High Luminosity LHC challenges for inner layers:
 - Higher hit rate.
 - Higher radiation levels.
 - ... while needing
 - High resolution.
 - Low material.

L. Gonella's talk

→leads to high performance for physics!







ATLAS FE-I4 in 130nm CMOS

- Focus of ATLAS pixel FE designers' activity since ~2008.
- Features:
 - Smaller pixel 50×250µm² (resolution up + reduced X-section), big array -20×17mm² active- (simpler module, less material).
 - Low power (analog / digital array), low noise (digital / analog separation, T3 deep nwell), high radiation tolerance (130nm).
 - New pixel digital organization: buffers in 4-pixel region (only triggered hits are transferred to EoDC) → efficient at high rate.
 - Data reformatting + 160Mb/s data transmission → high rate data transmission.
- Full size 1st proto back fall 2010, performs very well.
- **Production version** for IBL back Dec. 2011.
 - Works good (but not all parts thoroughly tested yet).





HL-LHC data rates & next ATLAS FE

Hit inefficiency rises steeply with the hit rate

Bottleneck: congestion in double column readout

⇒more local in-pixel storage (130nm!)
>99% of hits are not triggered
⇒don't move them -> not blocking





HL-LHC data rates & next ATLAS FE

- Hit inefficiency rises steeply with the hit rate
- **Bottleneck:** congestion in double column readout
- ⇒more local in-pixel storage (130nm!)
 >99% of hits are not triggered
 ⇒don't move them -> not blocking







Bonn CPPM Genova LBNL NIKHEF





The Insertable B-Layer

- Layout based on performance studies in G4 and available space:
- ➡ smaller beam pipe ($R_{min} = 26.5 \text{ mm}$)
- ➡ reconstruction: 4th Pixel layer
- \Rightarrow IBL material adjusted to 1.5% X_o
- → smaller z pitch (250 μ m)

→ Provide ATLAS with a 4 Layer Pixel Tracker from 2014 onwards.
→ Maintain and improve physics performance (b-tagging vs. light jet rejection, vertexing) until HL-LHC.
→ Provide redundancy in case of efficiency losses in other layers.
→ Insertion of new pixel inside current pixel detector: Insertable B Layer IBL.
→ IBL sensors at ~34mm radius: 250 Mrad TID and 5x10¹⁵ n_{eq}/cm² NIEL.
→ Installation 2013!





Marlon Barbero, Uni Bonn, 3D and NewPix, HHA Detektor WS 2012, Mar. 15th

Targets FE-I4: IBL & HL-LHC







3 barrel layers / 3 end-caps end-cap: z± 49.5 / 58 / 65 cm barrel: r~ 5.0 / 8.8 / 12.2 cm

Present beam pipe & B-Layer

Silizium Labor Bonn

 <u>Fast IBL ('13)</u>: inserted layer in current detector.



- <u>Phase1 LHC / HL-LHC (>'17)</u>: 4-5 pixel layers, small radii / large(r) radii (note: Discussion on boundary pixel / short strips, ...).
 - All Silicon.
 - Long Strips/ Short Strips / Pixels.
 - Pixels:
 - 2 or 3 fixed layers at 'large' radii (large area at 16 / 20 / 25 cms?)

-2 removable layers at 'small' radii

Inner pixel layer at HL-LHC

- Inefficient if FE-I4 like.
- Need higher rate capability.
- Need smaller, faster pixel.
- Need more memory per pixel to handle high rate.
- Need new FE with smaller pixel size and more space for digital pixel → smaller feature size (e.g. 65nm) or 3D.



65nm CMOS effort

- Approx. factor 4 area reduction for digital circuits wrt 130nm.
- Conventional wisdom says not much gain for analog circuit (as needs employ more complex archi., move away from minimal).
 - Still transistor performance is not all the picture (capacitors, switches, interconnects do scale!)
 - Strategy then to reduce analog complexity, and do more on digital signal processing.
- Prototyping for HL-LHC has started: Array, prototype blocks low power comparator, RAM, PLL (synergy with Depfet DHP digital IC design)-.



1st prototypes in 65nm



3D electronics: FE-TC4

- Collaboration Bonn (Germany), CPPM (France), LBNL (USA).
- <u>Goal</u>: a 50×125 μm² 3D chip, with split analog and digital functionalities.
- <u>Technology</u>:
 - 130nm (restricted to 5 metals for now).
 - 3D process.



- Prototypes submitted in 2D, as technology test bench.
 Good performance, good radiation tolerance.
- <u>3D analog + digital stack submitted</u>. 1st prototypes back last year.



3D technology enablers



1st HEP 3D MPW

• FNAL led (participants from Canada, France, Germany, Italy, Poland, USA).



Analog Tier



2 read-out mechanisms:

- Based on the analog tier shift register.
- Using the digital tier.



Marlon Barbero, Uni Bonn, 3D and NewPix, HHA Detektor WS 2012, Mar. $15^{\rm th}$



Digital Tier



- simple readout using DC shift register for test purposes only.

 \rightarrow no ToT, read-out whole pixel array.

– regular readout similar to the full FE-I4.

Silizium Labor Bonn

→ read-out only triggered pixels, ToT information.

Marlon Barbero, Uni Bonn, 3D and NewPix, HHA Detektor WS 2012, Mar. 15th



3D IC processing issues

> 30 single wafers produced , only 3 bonded wafer pair of poor quality accepted so far.



Bad electrical & mechanical connection due to misalignment of the tiers.



Bad mechanical connection between tiers lead to top tier removal during thinning process







12µm thinned down analog tier



TSV drilled thinned down analog tier (12 μm !!!) works with marginal noise increase.



Marlon Barbero, Uni Bonn, 3D and NewPix, HHA Detektor WS 2012, Mar. 15th





Marlon Barbero, Uni Bonn, 3D and NewPix, HHA Detektor WS 2012, Mar. 15th

CMOS MAPS

- standard CMOS process.
- no PMOS in-pixel.
- signal collection diffusion (speed).
- small signal (typ. 1000e-).
- small noise (typ. 20e-)
- small pixel size.
- not rad-hard.
- STAR pixel upgrade, EUDET telescopes

→ Suited for high precision, low rate, low rad.





letal & oxyd





Depfet

p drain

Depleted p-channel FET

clear

deep n-doping

internal gate

p back contac

clear

FET gate

p source

depleted

- Baseline for Belle II.
- pixel size 50×50µm².
- SNR $\sim 20/1$
- rolling shutter, 100ns pro row.
- Thickness ~75µm.







→ Suited for high precision, low rate, low rad.



Marlon Barbero, Uni Bonn, 3D and NewPix, HHA Detektor WS 2012, Mar. $15^{\rm th}$



Benefits and drawbacks

- Monolithic, sensor + P/NMOS.
- Fast signal collection time by drift.
- Charge collection @ surface \rightarrow thinning.
- Low price ("standard CMOS").
- Tolerance to non-ionizing radiation damage (high drift speed, short drift path)
- Tolerance to ionizing radiation
 - (DSM, rad tolerant designs can be used)

BUT:

- PMOS and collection node share same bulk.
- Large size of collecting electrode.
- Not fully depleted.



Marlon Barbero, Uni Bonn, 3D and NewPix, HHA Detektor WS 2012, Mar. $15^{\rm th}$





Conclusion

- LHC experiments now: the time of hybrid pixel technology.
- Still technologies used have aged, and hybrid pixel can benefit now from smaller feature size on FE side.
- But new technologies might be game-changer for HEP:
 - time well your efforts wrt process maturity! - 3D integration. <
 - Monolithic concepts.
- Keep an eye on new technologies (new HV technology options which could solve HV-MAPS issues, use of HR wafers \rightarrow 3 key words: integration, isolation, depletion).
- Not covered:
 - **CMS upgrade efforts.** R. Horisberger's talk
 - SoI developments, µ-pattern gas avalanche detector...





Backup

BACKUP





Hit rate



Silizium Labor Bonn

B-tagging with IBL

- Look at light-jet rejection at 60% btagging efficiency at different pile-up conditions:
- Rejection significantly increases with IBL
- "Restores" rejection for high pile-up events:
 - rejection at high pileup as good or better at current ATLAS without pileup
- Clear benefit from 4th layer
- The 4th Layer also provides redundancy against efficiency losses in other layers





Marlon Barbero, Uni Bonn, 3D and NewPiz

Number of pileup interactions

Chips and Transistors

•Nowadays chips contain millions of transistors.



- Smaller transistors → More transistors per unit area → More functionality
- But smaller transistor size → new issues (smaller distance between "source" and "drain", thin gates, Smaller gate voltage, tunneling effect and leakages, higher doping profile)



Marlon Barbero, Uni Bonn, 3D and NewPix, HHA Detektor WS 2012, Mar. $15^{\rm th}$

Limitations of scaling down

- <u>Problems with feature size decreasing</u>
 - New issues @ transistor level –
 - Increase of interconnection density :
 - parasitic RC delays
 - parasitic inductances
 - increases heat dissipation
 - power consumption
 - noise coupling.



• Even if the above limitations will be circumvented mixed signal designs could suffer from the small feature size: when for the digital part this would be a natural choice, "designers' conventional wisdom" → analog performance could degrade due to small transistor size.

Wiring crisis

<u>3D packaging/integration could help</u>

- Possible solution could be to break the IC circuit into several layers, and stack them on top of each other:
 - More transistors per unit area without decreasing feature size.
 - Interconnect vertically. Shorter distance.
 - Different technologies for different layers.
 - Compact modules integration the sensor as well



Marlon Barbero, Uni Bonn, 3D and NewPix, HHA Detektor WS 2012, Mar. 15th



65nm array test results



- Chip found to work as expected!
- □ VDD=1.2V
- \Box I= 5 µA per pixel (can be as low as 2 µA)



Marlon Barbero, Uni Bonn, 3D and NewPix, HHA Detektor WS 2012, Mar. $15^{\rm th}$



65nm, threshold adjustment





Counting

Marlon Barbero, Uni Bonn, 3D and NewPix, HHA Detektor WS 2012, Mar. 15th

Dynamic comparator

- Motivation: reduce power consumption
 - comparator in FE-I4 has static power consumption of 5.6 µW
- Benefits of dynamic comparator:
 - high speed
 - nearly zero static power consumption
 - low voltage operation
 - rail to rail output
 - small chip area
- Drawbacks:
 - sensitivity to correct layout (symmetry)
 - sensitivity to symmetric load



Marlon Barbero, Uni Bonn, 3D and NewPix, HHA Detektor WS 2012, Mar. 15th





Dynamic comparator – postlayout simulation data

- Static power:
- Power at 40 MHz:
- CLK-OUT delay: < 1 ns
- Voltage offset:

- 3.18 pW
- 2.33 μ W (digital buffer as a load)
- - -1.2 mV at Vref = 500 mV
 - -12.1 mV at Vref = 800 mV
 - -28.2 mV at Vref = 1000 mV
- Useful voltage range: 300 mV – 1V
 - low limit is given by decision time < 10 ns
 - high limit is given by voltage offset < 28 mV







3D TC stack

- Tier 1 is thinned.
- IO of each tier are independent, each tier can be tested stand-alone.
- Digital tier comes in 2 versions.
- In the future, sensor can possibly be integrated tier on top of analog tier \rightarrow when (/If?) processing mature, very flexible technology with each tier adapted to your application









3D technology enablers

- Through Silicon Via formation, passivation and metallization.
- Wafer thinning: grinding, chemical etching...
 - via has aspect ratio (depth vs. width) □wafer thinning!
- High precision alignment tool: Die to wafer or wafer to wafer.
- Inter-Tier Bonding.

ilizium Labor Bonn

- face to face / face to back.
- polymer bonding, SiO2 bond, CuSn eutectic, metal direct DBI, Cu thermocompression...





Analog and Digital Tier



Pixel electronics - Normal















