

FPGA Experts Group, Framework developments and concepts

Patrick Gessler European XFEL WP75 and WP76



2

- The FPGA Experts Group
- Repository and documentation platforms
- Framework developments
 - Start-up projects and software tools
 - Simulink based FPGA programming framework
- Difficulties and open issues



XFEL FPGA Experts Group - Goals

- Standardizing Interfaces
- Build up a framework
- Provide support
- Centralize
 - Documentation
 - Source code
- Exchange of knowledge
- Trainings
- Bi-weekly meetings
- Goals:
 - Reduce time and costs
 - Increase maintainability





XFEL FPGA Experts Group - Participants

- Currently ~40 persons on mailing list
- Around 20 participants on regular meetings from
 - XFEL
 - DESY Groups like MSK, MCS, NIM, MDI, FEA, …
 - UCL
 - STFC
 - Heidelberg University



XFEL FPGA Experts Group - Activities

- Regular meetings
 - With talks and discussions
 - Every 2nd and 4th Friday in a month
 - Also available via EVO
- Organized Trainings and Tutorials
 - VHDL and Xilinx Virtex 5 technology (Q1 2011)
 - Plan Ahead, Partial Reconfiguration, Timing Constraints (Q4 2011)
 - Start-up Projects Tutorial (Q1 2012)
 - Planning of intensive VHDL course with HASYLAB (Q3 2012)
- Collaborative work on framework and tools



XFEL Repository and documentation platforms

- Source code repository for firmware
 - Subversion repository <u>https://svnsrv.desy.de/desy/FPGA</u>
 - Hosted by IT DESY Zeuten
 - Used to save and track all firmware projects
- Documentation and reference platform
 - FPGA Wiki <u>http://xfel-fpga.desy.de</u>
 - Hosted by IT DESY
 - Collect all information related to
 - Hardware
 - Interfaces
 - Projects

→ ...









XFEL FPGA Framework – Start-up projects concept



Iginal idea from Wojciech Jalmuzna (DES (Board Support Package)

First versions are available for

- SIS8300 (→ <u>https://svnsrv.desy.de/desy/FPGA/Projects/Boards/SIS8300/SIS8300_STARTUP</u>)
- DAMC2 (→ <u>https://svnsrv.desy.de/desy/FPGA/Projects/Boards/DAMC2/DAMC2_STARTUP</u>)

The core implementation is based on the intensive work done by W. Jalmuzna and colleagues







Board related



XFEL FPGA Framework – Simple software tools

- PCIe Monitor (Communication with Hardware)
 - Uses MAP file (generated from VHDL)
 - Register access
 - Plot of memory data
 - List of memory data
- UTCA Monitor (Communication with PCIe Hotplugging Driver)
 - (Dis-)connect PCIe endpoint in FPGA
 - Information about installed AMCs
 - Temporary development driver assignment
- Command line tools
 - pcie_rd, pcie_wr, firmware upload
 - Scripts for certain AMCs



Scan PCle Bus		Run PCle-Monitor		Rescan Bus		Quit	
0	2	3	32	4	5	6	
Dev:	Dev:	Dev:	Dev:	Dev:	Dev:	Dev:	
0000:0b:01.0	0000:03:01.0	0000:03:08.0	0000:00:1c.0	0000:03:09.0	0000:03:0a.0	0000:03:0b.0	
10b5:8508	10b5:8532	10b5:8532	8086:2690	10b5:8532	10b5:8532	10b5:8532	
SWITCH ON	SWITCH ON	SWITCH OFF	SWITCH OFF	SWITCH ON	SWITCH ON	SWITCH OFF	
DEV:	DEV:	DEV:	DEV:	DEV:	DEV:	DEV:	
		0000:07:00.0	0000:02:00.0:p			0000:04:00.0	
IDs:	IDs:	IDs:	IDs:	IDs:	IDs:	IDs:	
		10ee:0020	00:00			10ee:0088	
		3300:0020	00:00			3300:0088	
Driver:	Driver:	Driver:	Driver:	Driver:	Driver:	Driver:	
		×1 timer	NO DRIVER			pciedev	
		1.3.0				1.2.0	
BARs:	BARs:	BARs:	BARs:	BARs:	BARs:	BARs:	
		16777215				16777215	
		0				1073741823	
		0				0	
		0				0	
		0				0	
PCle-monitor	PCle-monitor	PCle-monitor	PCle-monitor	PCle-monitor	PCle-monitor	PCle-monitor	
Bind pciedev	Bind pciedev	Bind pciedev	Bind pciedev	Bind pciedev	Bind pciedev	Bind pciedev	





XFEL FPGA Framework – Simulink

- Using Simulink as programming environment for FPGA Algorithms
- Advantages
 - Easy to learn und use for non FPGA experts
 - In most cases algorithm designers are not FPGA programmers
 - Allows complete simulation
 - Input and output of Matlab data
 - Uses exactly the same quantization and resolution as the FPGA
 - Hardware co-simulation possible
 - Optimized modules available from FPGA vendor (~100 blocks)
 - Allows hierarchical designs and own modules













First test and implementations where done in Q4 2011
Currently a full application is implemented (using SIS8300)
Including integration in Start-up project and II Bus



XFEL FPGA Framework – Simulink plans

- Integration with Start-up projects (special version)
- Development of optimized design flow and tools
 - Simplify bit file generation and deployment
 - Generation of MAP file information for Simulink part
- Build up a library of modules specialized to our applications
- Using partial reconfiguration for replacement of algorithms
- Include C to VHDL compiler into design flow

XFEL Difficulties and open issues

- Different source code repositories make life harder
 - MSK group and external collaborators have own repositories
 - At least regular copies to central repository are required
 - \rightarrow A structure change might be required
- Consistency of Start-up projects with W. Jalmuzna's work
 - There are currently slight changes in concepts (mostly file structure)
 - Current Start-up projects using version from end 2011
 - →Harmonization is required







Time for questions...

