



AGH UNIVERSITY OF SCIENCE
AND TECHNOLOGY



Status of Readout Electronics for LumiCal detector and Future Plans

Marek Idzik AGH-UST

Faculty of Physics and Applied Computer Science
AGH University of Science and Technology


FCAL Meeting 7-9 May 2012 DESY Zeuthen

Outline

- Status and ongoing works with readout electronics developed in AMS 0.35 μ m
- Development of new readout for LumiCal detector in IBM 130nm



LumiCal detector readout chain



Main components of LumiCal detector readout:


- 8 channel front-end ASIC with preamp & CR-RC shaper $T_{peak} \sim 60\text{ns}$, $\sim 9\text{mW}$ (AMS 0.35 μm)
- 8 channel pipeline ADC ASIC, $T_{smp} \leq 25\text{MS/s}$, $\sim 1.2\text{mW/MHz}$ (AMS 0.35 μm)
- FPGA based data concentrator and further readout

Front-end - M. Idzik, Sz. Kulis, D. Przyborowski, "Development of front-end electronics for the luminosity detector at ILC", NIM A 608 p.169-174, 2009


Multichannel ADC - M. Idzik, K. Swientek, T. Fiutowski, Sz. Kulis, D. Przyborowski "A 10-bit multichannel digitizer ASIC for detectors in particle physics experiments", IEEE Trans. Nucl. Sci. v.59 p.294-302 2012

32 channels readout module

Final readout based on AMS 0.35um ASICs



4 pairs of front-end+ADC ASICs




Data concentrator
Xilinx Spartan 3E

sensor
connector

- 32 channels fully equipped channels (Front-end +ADC)
- ADC sampling rate is up to 20 MS/s (6.4 Gbps)
- Extended trigger mechanism
 - External CMOS / LVDS
 - Self triggering on ADC values
 - Software
- Data can be transferred using USB
- Signal handshaking with Trigger Logic Unit (TLU)
- ADC Clock source
 - Internal (asynchronous with beam operation)
 - External (beam clock use for synchronization) ILC mode

LumiCal detector module



Good performance of detector module verified on 2 testbeams in 2011

Power pulsing (1ms_ON/199ms_OFF, ASICs Power_ON/OFF >30)


Two modules available (Cracow, Zeuthen), with two sensor boards (BeamCal, LumiCal)

Using deconvolution, tests for CLIC are performed with asynchronous readout

New developments in IBM 130nm

- Readout system developed in AMS 0.35um works very well, but in view of final readout of LumiCal at ILC/CLIC, some parameters (power consumption, speed, radiation hardness) would need to be improved...
- The design of readout with the same architecture (FE+ADC in each channel) has been started in IBM 130nm
 - Prototypes submitted in February 2012
 - 10-bit SAR ADC, PLL, SLVS I/O
 - Prototypes submitted yesterday...
 - Improved 10-bit SAR ADC&PLL&SLVS, 6-bit SAR ADC
 - Due to "last minute" problems front-end postponed...⁶

Design of SAR ADC in IBM 130nm




Submitted designs of 10-bit ADC

- Architecture: SAR ADC with segmented/split DAC
- Asynchronous SAR logic – No-bit clk
- Scalable frequency (up to ~ 50 MS/s) and power consumption
- 1-2mW at 40MS/s
- $\sim 150\mu\text{m}$ pitch

Submitted design of 6-bit ADC

- Architecture: SAR ADC with segmented/split DAC
- Asynchronous SAR logic – No-bit clk
- Scalable frequency (up to ~ 100 MS/s) and power consumption
- < 0.5 mW at 40MS/s
- $\sim 40\mu\text{m}$ pitch




Prototype submitted in February 2012

- Architecture: type II PLL with 2nd order filter
- Scalable frequency&power
- Automatically switched VCO freq. range
- VCO frequency range 60MHz – 520MHz,
- VCO frequency division by 8 or 10
- Power consumption <0.5mW at 500MHz
- Area 200um x 160um
- Simulated jitter RMS<5ps

PLL submitted in yesterday...

- Architecture: type II PLL with 2nd order filter
- Scalable frequency&power
- Automatically switched VCO freq. range
- VCO frequency range 8MHz – 3GHz,
- VCO frequency division by 6, 8, 10 or 16
- Power consumption <2mW at 3GHz
- Jitter RMS<5ps

Front-end design in IBM 130nm, in progress...



Specifications, still under discussions:

- Charge Sensitive Preamplifier with PZC
- Fully differential CR-RC Shaper
- Variable gain: $0.15 \text{ mV}/_{\text{fC}} - 15 \text{ mV}/_{\text{fC}}$
(Two modes: calibration – high gain and physics – low gain)
- Variable peaking time: 25 – 100 ns
- Cdet \sim 5 - 30 pF
- Noise $<$ 0.4 fC (SNR \sim 10 for MIP)
- Power cons. \sim 2mW/channel

R&D on microelectronics within AIDA

- Within AIDA WP3 task a network activity is set up to assess advanced CMOS technologies, the best candidates for use in future HEP experiments
- Design of microelectronics libraries and blocks to be made available to the community of users in HEP is foreseen
- The 65nm CMOS has been chosen as the baseline technology
- AGH-UST considers to try some of the blocks: ADC, PLL, SLVS
- Is there any interest in FCAL for such advanced (and expensive) technology ???

Summary and future plans

- The development in AMS 0.35 μ m completed with well performing and already extensively used 32 channel readout module. ADC chips still available and maybe some front-end...
- First prototypes of main LumiCal readout blocks designed in IBM 130nm, ADC and PLL already submitted, front-end will be submitted in 2012
- We are eagerly waiting to test the first ASICs in 130nm...
- In optimistic scenario the projects of multichannel versions may be designed and submitted in 2013. Since there are very limited AIDA resources at AGH-UST, for this aim more resources will need to be found.

Thank you for your attention

Design of calorimeter prototype - AIDA Tentative sched./Who what ?/what is forgotten?

- Mechanical structure - ready ~ July 2012
- Tungsten structure
 - First 5 plates ~June 2012, next part 2013 ?
- Sensors – ready
- ASICs – key factor for the timeline
 - ADC – we will test first prototype soon, FE submission august/november 2012, second FE submission ~mid 2013
 - FE&ADC ASICs ready end of 2013 (optimistically), funds for 2013 needs to be found
- Readout electronics – development should start begin. 2013
- DAQ ?
- Position control ?
- Construction and tests – should start in 2014


Calorimeter prototype – AIDA whats is done ?

Mechanical structure




CERN

Layouts of ASICs prototypes in IBM 130nm CMOS



10-bit ADC
600um x 145um



PLL
310um x 150um

AGH-UST (submitted in Feb. 2012)

I'd be willing to add photos of other pieces done ???

Tungsten plates are on the way...(AGH-UST, CERN, IFJ-PAN)