


# Pixel beam test April 2012

Daniel Pitzl

DESY CMS Pixel Upgrade, 11.4.2012




- goals: resolution and efficiency for present ROC
- scans
- runs
- monitoring

# CMS Pixel in the DESY test beam

<http://adweb.desy.de/~testbeam/>

20.01.2012






# Goals for the April 2012 beam test







- Take reference data with the present Pixel ROC PSI46 v2.3
  - large statistics
- measure efficiency and resolution
  - vs clock delay (0..25 ns)
  - vs bias voltage (up to 150 V with new Keithley, need Triax adapter)
  - vs threshold (soft to hard, cutting small pulses)
  - vs tilt angle (0 to 30 deg, mimic Lorentz angle)
- Procedure established:
  - operate 2 single chip modules
  - clock synchronized with the DESY II beam
  - parallel DAQ with 2 PSI46 test boards and the EUDET telescope
  - analyze with modified/extended EUTelescope software
- 2<sup>nd</sup> beam test with new PSI46xdb mid June – mid July

# PSI46 pixel ROC



  vary in beam test







**bias**

**power**

**ETH**  
CMS-PIXEL PSI46

ETH  
09

BA 120.3 CMS-Testboard  
Baumann.D September 05

ALTERA  
Cyclone  
EP1C12Q240C6N  
L HCE981043A

**external  
clock switch**

**USB**

**trigger**

**clock**



# 2 CMS pixel planes in the telescope

3 planes  
downstream


3 planes  
upstream

common  
scintillator  
trigger

CMS Pixel  
timing  
reference

3 - 5 GeV  
electrons

CMS Pixel  
tilt 0-30°





# new telescope in TB 22

**TB22  
electrons**


**new  
telescope**

**original  
EUDET  
telescope  
goes back  
to CERN**





# Default set up




- Upstream arm 0-1-2:
  - as close as possible to DUT, but allow for insertion and tilting
- DUT = single chip module, tilted by up to  $30^\circ$ ,
- Downstream arm 3-4-5:
  - equally spaced between DUT and REF, allow for DUT tilting
- REF = single chip module for timing, as close as possible behind scint
- trigger: 4-fold coincidence (config: TLU AndMask 15)

# timing in DESY II

CMS pixel without telescope (fast)


time between events:



- DESY II circumference is 292.8 m
- DESY II has one bunch:
  - repeats every 0.976  $\mu\text{s}$  (1.024 MHz)
  - =  $39 \times 25 \text{ ns}$
  - hardware signal
- CMS operates with 40 MHz clock
  - synchronous to the beam
  - need to generate!



# clock, bias, and trigger





**from U. Hurdelbrink (MHF):  
generate 39 pulses of 25 ns  
after every DESY bunch trigger**

**HP Agilent 8110A  
pulse generator -> clock  
(borrowed from U. Koetz)**


**Keithley 617  
bias voltage: -95V**

**HP pulse generator  
-> trigger**









VERTICAL POSITION

CH 1 CH 2 CH 3 CH 4

MATH REF MENU

SCALE

CH 1 CH 2

5VRMS

hp HEWLETT PACKARD 8110A 150 MHz PULSE GENERATOR

DESY-Jnv. Nr. 1014802

MAN RECALL STORE AUTOSET HELP SHIFT LOCAL

DATA ENTRY

7 PERIOD	8 DELAY	9 WIDTH	nano
4	5	6	micro
LEAD	TRAIL	HIGH	Mega
1	2	3	LOW
ON/OFF1	ON/OFF2	MODE	milli
0	.	+/-	kilo
			CANCEL
			ENTER


TRG-MODE TIMING W LEVELS PATTERN

EXT INPUT STROBE OUT TRIGGER OUT

max. ±15V




# Efficiency map






# Efficiency profiles

fiducial cuts in  $y$



**52 columns**

fiducial cuts in  $x$  and  $y$




**one hour**

# tilting runs

measure  
efficiency  
and  
resolution




tilt  $0^\circ$ ,  $5^\circ$ ,  
 $10^\circ$ ,  $15^\circ$ ,  
 $18^\circ$ ,  $20^\circ$ ,  $22^\circ$ ,  
 $25^\circ$ ,  $30^\circ$ .

4 GeV  
electrons  
(highest  
energy  
at good  
rate  
400 Hz










# cluster size vs tilt angle



$$\text{atan}(100/285) = 19.3^\circ$$




# CMS pixel row resolution vs tilt angle



- 6 GeV, telescope extrapolation uncertainty subtracted.
- row pixels = 100 μm.
- Binary:
  - $\sigma = 100 / \sqrt{12} = 29 \mu\text{m}$
- Optimal angle 19°:
  - $\sigma = 8 \mu\text{m}$ .

# threshold scan




**threshold from soft to hard: loose small pulses  
simulates reduced charge collection  
study cluster size, resolution, efficiency**



# Cluster size vs. ROC threshold


A. Gajos, summer student, Sep 2011

**Ru source: 3 MeV e**



- strong effect:
  - all incident angles
  - lots of scattering
  - makes large clusters

**Test beam at 0°**




- weak effect:
  - mostly 1-pixel clusters at 0°
- repeat at 20°
  - expect larger effect

# Cluster rate vs. sensor bias voltage


A. Gajos, summer student, Sep 2011

**Ru source: 3 MeV e**



- large pulses  $\rightarrow$  cluster rate reaches plateau at -50V
- Chip variation: source alignment and threshold differences

**Test beam at 0°**



- efficiency plateau at -80V when full charge is collected
- Chips similar: vertical incidence and optimized thresholds



# CMS pixel DAQ

```
=nb:~/psi/slc5/offline 16:51>
```

**set Run,  
Duration**

Run: 4410 Start Stop Draw Exit

Duration: 3600 Directory: takeData/bt05r000000

☒ External ☐ Temperature ☐ FillMem

☐ Local ☒ MTB Logging

Comments:

THE COMMAND LINE

MTB exec module.ini OK

WBC 100 Set DACs

ROC 0.4 COL 0.51

ROW 0.79

PON HV ON

POFF HV OFF WBC scan Go

Enable 15 Set CTRL

clk Set TB

Run: 4411 Start Stop Draw Exit

Duration: 3600 Directory: takeData/bt05r004411

☒ External ☐ Temperature ☐ FillMem

☐ Local ☒ MTB Logging

Comments:

OK

THE COMMAND LINE

MTB exec module.ini OK

WBC 100 Set DACs

ROC 0.4 COL 0.51

ROW 0.79

PON HV ON

POFF HV OFF WBC scan Go

Enable 15 Set CTRL

clk Set TB

MTB Memory: 0

**start new for  
each run, for  
synchronization  
with EUDAQ**

```
SetLoggingManager done  
doSetSysCommand1Text  
Unable to open file  
doSetSysCommand1Text done  
Sun Apr 8 16:50:58 2012: ==>daqf: Run le  
Sun Apr 8 16:50:58 2012: ==>daqf: Run le  
LM: runnumber set to 4411  
LM: runnumber set to 4411
```

# Data taking

- CMS pixel DAQ: from psi46expert
  - ▶ `../bin/takeData -dir chip10 (DUT), set run i, duration, start`
  - ▶ `../bin/takeData -dir chip11 (REF), set run j, duration, start`
- EUDAQ:
  - ▶ `./STARTRUN`
  - ▶ `config`
  - ▶ `start`
- check CMS pixel: from takeData
  - ▶ `../../../../offline/b2h -c 10 -r i | less`
  - ▶ `root -l data00i.root`
  - ▶ `root> .x data2ps.C`
  - ▶ `acroread data.pdf`
  - ▶ repeat for chip 11 run j



# EuTelescope software in Marlin

step	output.format	constants
<b>0. EUDAQ data taking:</b> 900s	<b>native.bin</b> , e.g. 200 MB 500k triggers	
<b>1. convert, find hot pixels:</b> 70s	<b>raw.lcio</b> , e.g. 200 MB	<b>hotpixel.db</b>
<b>2. clustering:</b> 240s	<b>clusters.lcio</b> , e.g. 400 MB	<b>offset.db</b>
<b>3. hits, coarse align:</b> 250s	<b>hits.lcio</b> , e.g. 600 MB	<b>pre-align.db</b>
<b>4. Millepede alignment:</b> 12s	<b>pede.bin</b> , e.g. 120 MB	<b>align.db</b>
<b>5. track fitting:</b> 270s	<b>tracks.lcio</b> , e.g. 25 MB	

**GBL**



**GBL**

All steps produce ROOT histograms for monitoring

alignment of DUT and REF not yet fully automated

# prompt offline feedback

- process EUTel runs on desy-cms010 as soon as possible
  - convert, cluster, hits, align, fit
  - check histograms (macros available)
  - iterate TestFitter for CMS DUT and REF alignment
  - evaluate run quality: efficiency vs time stable?





# documentation

- paper logbook and online logbook (text or web?):
  - ▶ record settings (bias, delay, trigger, beam energy, tilt, threshold)
  - ▶ record conditions (e.g. temperature)
  - ▶ record date, time, run numbers
  - ▶ record interruptions and adjustments, access to beam area
  - ▶ sign by name
  - ▶ make fotos

# proposed programme

- Defaults: DUT at 20°, bias -150 V, softest threshold, optimal delays
- Optimize rate in test beam by adjusting position ½ day
- Clock delay scan: 0..24 ns, 4 ns steps, finer at edges (~10 runs) ½ day
- Bias voltage scan: -150 to -10 V, 20 V steps (8 runs) ½ day
- DUT tilt scan: 0°, 5°, 10°, 15°, 18°, 20°, 22°, 25°, 30° (9 long runs) 1.5 day
- Threshold scan:  $v_{thrComp}$  97 to 7 step 10 (10 long runs) 1.5 day
- gain calibrations each day
- scan Vana (less power), always re-optimize other DACs 2 days
  - possibly repeat delay and threshold scans
- another chip as DUT 1 day
- repeat problematic runs 1 day
- reserve 1 day + weekends + extension week

# chip 10 DACs

1	Vdig	6	13	VIBias_Bus	30
2	Vana	126	14	Vbias_sf	10
3	Vsf	170	15	Voffset0p	27
4	Vcomp	10	16	VIbias0p	115
5	Vleak_comp	0	17	VOffsetR0	120
6	VrgPr	0	18	VIon	130
7	VwllPr	35	19	VIbias_PH	130
8	VrgSh	0	20	Ibias_DAC	101
9	VwllSh	35	21	VIbias_roc	190
10	VhldDel	150			
			22	VIColOr	99
11	Vtrim	113	23	Vnpix	0
12	VthrComp	97	24	VSumCol	0
253	CtrlReg	0	25	Vcal	200
254	WBC	98	26	CalDel	124
			27	RangeTemp	0




# Summary

- Preparations for the April 2012 pixel beam test are well advanced:
  - hardware ready
  - offline software ready
  - measurement program defined
- to do:
  - improve online and prompt offline monitoring
  - prepare DAC parameters for lower Vana
  - prepare chip 13 as backup
  - temperature monitor with USB readout
  - shift assignments

# Acknowledgements


- Ingrid Gregor, Artem Kravchenko, Igor Rubinskiy (all DESY ATLAS):
  - building the next telescope
- Adam Zuber, Holger Maser (DESY CMS):
  - tilting support frame for the test board
- Torsten Külper (FH electronics lab):
  - making the trigger and clock adapters for the test board
- Beat Meier (PSI):
  - new test board firmware with external trigger input
- Ulrich Hurdelbrink (machine group):
  - developing the clock generation setup
- Claus Kleinwort (DESY CMS):
  - General Broken Lines code, advice on alignment








# efficiency measurement




- Trigger and DAQ for 2 test boards and telescope established
- Software to be written:
  - link telescope track to hit in timing plane.
  - need General Broken Line fit, taking material into account,
  - with interface to MillePede II for common alignment.
- $\text{efficiency} = \text{DUT} / (\text{Telescope track} \&\& \text{timing hit})$ 
  - as function of position, angle, bias voltage, threshold, timing, ...

# Efficiency vs timing delay



- old Runs 158 - 179
- efficiency plateau:
  - only  $\sim 3$  ns wide
  - only 92 - 93%
- now much better: 99.7%
- scan clock delay (relative to beam)
  - 0..24 ns, step 4 ns, finer steps at edges of plateau

# WBC timing needs scanning




beam not synchronized to clock





# Threshold Scan Results


clusters/event vs VthrComp




- Uniforming of pixel thresholds (trimming) makes an efficiency plateau visible
- More close to source test results now ?



# Hold delay scan




- VhldDel parameter was previously scanned with calibrate pulses generated by ROC
- Test beam results show very good conformity with Vcal scans
- VhldDel = 135 optimal for sampling maximal pulses






# DESY II energy cycle

## Ideal DESY II Cycle (no extraction)












# ROC submission 2012a



Size: 17.4 mm x 21.2 mm

**60** recticles/wafer, **6** wafers

3 new ROC versions (PSI)

2 new TBM versions

*Ed Bartz, Rudgers*

LCDs cable drivers with bug fixed in read back (PSI)

Digital Level Translator DTL to replace the ALT chip (PSI)

*Christoph Nägeli*

LCDs/LVDS converter for test setups (PSI)

SEU resistant register test structures (PSI)

ADC, PLL and oscillator test structures (PSI)

Beat Meier (PSI): Pixel Upgrade plenary at CERN, 1.2.2012

# ROC submission 2012a

- PSI46xdb: Enlarged data buffers, reduced crosstalk and better level distribution; - 3 DACs
- PSI46dig\_trig: Digital readout added; - 4 DACs
- PSI46dig: Trigger mechanism removed; read back; - 7 DACs
- 2 TBM versions
- DLT Digital Level Translator for POH, replacing the ALT
- LCDS/LVDS level translator for test boards (LCDS not a standard)
- Other test structures (ADC, PLL)
- Tape out: January 2012 to IBM
- 6 wafers in May 2012 (not yet confirmed from IBM)

Beat Meier (PSI): Pixel Upgrade plenary at CERN, 1.2.2012

<https://indico.cern.ch/conferenceDisplay.py?confId=172930>

# ROC submission 2012a

## Data Rate, Efficiency:

- Extended data buffer 32 → 80 cells
- Extended time stamp buffer 16 → 24

## Crosstalk, threshold uniformity:

- 6 metal layer (process option)
- Thick top metal (LM instead of MZ process option, +37%)
  - better power and ground distribution (lower resistance)
  - better threshold uniformity
- New routing for calibrate signal → less crosstalk of calibrate signal
- Better decoupling of comparator and digital voltage → less crosstalk
- Different other minor layout changes to reduce crosstalk



# ROC submission 2012a

## DAC:


- 3 DACs removed: VRGPR, VRGSH and Vleakage
- All DAC's with power on reset for low power ROC configuration
- **Current control** instead of voltage control for **S&H and analog power supply** → easier and independent setup

## Timing:

- Small performance optimization in column drain mechanism (timing)
- Modified comparator with **reduced timewalk**
- Same analog read out as PSI46 → **same test board**
- **Comparison possible between PSI46 and PSI46xdb**


# ROC submission 2012a

PSI46




- DB 32
- TB 16

PSI46xdb




- DB 80
- TB 25

PSI46dig(\_trig)



- DB 80
- TB 32
- RB 64
- 8-bit ADC

# CMS Pixel Sensors



design: Tilman Rohe, PSI

- 60 wafers under production at CIS (Erfurt)
  - standard CMS pixel sensor design (double sided, n-in-n, p-spray insulation).
  - for Karlsruhe, INFN, CERN/Taiwan, MRI, Purdue, DESY.
  - 5 wafers with increased bump pad passivation opening: 30  $\mu\text{m}$ , for DESY.
  - Delivery in Mar 2012.
- Full sensors for first bump bondings.
- Single chip sensors for tests with new ROCs.