# Silicon Tracking for Linear Colliders

Tim Nelson - SLAC

IEEE/NSS Linear Collider Special Event

October 29, 2012



### In the mind of the tracking designer...



### Then there's reality...



### LC Tracking Requirements

In all concepts, outer Si tracking part of an integrated tracking system!

- Pattern recognition includes vertex detector (also ECal!)
- Outer silicon tracker has a primary role only in measuring  $p_T$ .
- Physics requires excellent resolution at all  $\theta$ ,  $p_T$ . Given B and  $\Delta R$ :
  - high  $p_T$  resolution  $\propto 1/\sqrt{N_{\text{hits }(r-\phi)}} \times \sigma_{\text{hit}(r-\phi)}$  low  $p_T$  resolution  $\propto \sqrt{\text{material}} \propto \sqrt{N_{\text{hits}}}$

  - forward tracking cannot be an afterthought.
- Particle-flow calorimeters to measure jets with exquisite precision. Must not place material in front of ECal that jeopardizes this mission.
- Cost and complexity should not be ignored.

 $\sigma_{\rm hit}(r-\phi)$ 

 $N_{
m hits}$  (non r-arphi)

material

hit

minimize

# Shopping List

- Provide coverage as hermetic as possible
- •Minimize material/hit
- •Minimize single-hit resolution in r-phi
- •Minimize number of hits required to achieve acceptable pattern recognition
- •Employ simple, mature solutions where possible to lower risks and contain costs.

### Example: SiD for the ILC

Aggressive performance at a constrained cost

- 5-layer silicon vertexing detector (~3×10<sup>9</sup> channels)
- 5-layer silicon microstrip tracker (~3×10<sup>7</sup> channels)
- Finely segmented particle-flow calorimeter with Si-W ECal (~2×10<sup>8</sup> channels)
- All inside a 5 T solenoid: SiD is "small" (roughly CMS-sized)

SiD is a "particle flow" detector: subdetectors work together to reconstruct the physics objects, including tracks



### SiD Tracker Coverage



### Reducing Material/Hit

Large silicon trackers (ATLAS, CMS) have been too massive for a LC!

- PowerCooling
- Readout
- Support
- Sensors

This is the primary challenge!





# Reducing Power/Cooling: ILC Timing



Pulsed operation of front end results in ~100X reduction in dissipated power

- Minimizes cable plant and cooling
- The SiD realization is KPiX ASIC
  - 1024 channels
  - 20  $\mu$ W/channel avg. = 400  $\mu$ W/cm<sup>2</sup>
- ⇒~600 W total for 30 million channels: tracker can be gas cooled

KPiX used in ECal, possibly HCal, Muons also!



### Reducing Readout Material



#### KPiX stores signals acquired during a bunch train in 4 analog buffers

- Hits are time-stamped to individual bunch crossings, reducing background susceptibility
- Digitization and readout occur between bunch trains, minimizing potential for pickup of digital activity on analog front end.

Along with an enormous repertoire of built-in capabilities and flexibility of configuration, KPiX may be bump-bonded directly to sensors

#### UBM/bumping/bonding by IZM



#### bonded to ECal sensor



### SiD Tracker Module Design

- Two bump-bonded KPiX ASICs with double-metal readout: no hybrid circuit board!
- Single-sensor modules ensure low capacitance  $\Rightarrow$  high signal/noise
  - negligible single-hit inefficiency reduces reliance upon redundancy in layout
  - excellent single-hit resolution provides best possible high- $p_T$  resolution
  - per-sensor occupancy from physics+noise is small: allows use of single-sided (*r*- $\phi$  only) modules in barrel without compromising pattern recognition





### Thinned Sensors?

#### The last place to pare down material

- High S/N is valuable!
  - efficiency
  - resolution
  - purity (rate of noise hits)
- With 14,000 sensors; keep it simple, cheap
  - 300  $\mu$ m, single-sided, p<sup>+</sup> in n-bulk, <100> Si
  - Largest square sensor from 6" wafer
- Want best resolution for channel count
  - 25 micron sense pitch with 50  $\mu$ m readout  $\Rightarrow$  4-5  $\mu$ m single-hit resolution at high S/N.



resolution vs. readout(sense) pitch (µm)



### Minimizing Support Material

Emphasis on mass-producibility, ease of assembly, handling: conservative w.r.t. material

- Holds silicon flat; provides stable, repeatable mount
- Double-sided with addition of silicon on back side: forward concept differs only in shape
- Pair of high-modulus carbon-fiber composite sheets around Rohacell 31 foam
- 0.10% X<sub>0</sub> average w/o mounting hardware
- Carbon-fiber reinforced PEEK mounting clips glue to large-scale supports





### Minimizing Support Material

Modules tile CF/Rohacell cylinders (like DØ, ATLAS): minimizes material for given rigidity

- Module tilt corrects for Lorentz drift
- FEA results: 7  $\mu$ m static deflection, fully loaded
- 0.3%  $X_0$  for solid cylinders: could be ~50% void
- Endcap disks are of similar construction





Barrel 1

Ray from origin

Side elevation

### Power and Readout Services

#### Spoked support rings host power and data concentrators

- Commercial optical transceivers work fine here for data
- DC/DC conversion reduces cable plant for power, but... peak current for tracker during pulses is ~10000 A!
  - Store charge for each pulse (~10 mC) locally on capacitors
  - Carefully balance Lorentz forces in remaining cables

#### Technology here is rapidly evolving.



#### ng.





only 1 mV droop during train but adds 0.3%  $X_0$  / layer

### SiD Simulation

### Scrupulous accounting of material is critical!

- Included in GEANT: sensors, chips, cables, connectors, bypassing, glue, module supports, module mounts, overlaps, power distribution boards, DAQ
- Goal 0.8%/layer, currently 0.92%/layer
- Simulation includes overlaid backgrounds



#### SiD Tracking Material

### Momentum Resolution

#### High $p_T$ resolution is excellent:

- I TeV tracks to I5-25 GeV for  $\theta$ <30°
- Degrades significantly as  $\theta \rightarrow 0^{\circ}$
- Multiple scattering still dominates below ~100 GeV

#### Low $p_T$ resolution is excellent:

- I0 GeV tracks measured to 20-200 MeV
- I GeV measured to 2-20 MeV
- Would still benefit from less material!



### Tracking Efficiency $Z'_{1 \text{ TeV}} \rightarrow q\bar{q} (uds)$

 $Z'_{1 \text{ TeV}} \rightarrow q\overline{q} \text{ (uds)}$ 

- Efficiency is excellent for  $p_T > 1$  GeV, reasonably good down to 200 MeV.
- Performance extends to forward region: small modules, high S/N minimize ghost hits
- $p_T < 200 \text{ MeV}$  (VTX-only) is very difficult, especially in presence of full backgrounds



Tracking efficiency 0.

18

### Tracking Purity

 $Z'_{1 \text{ TeV}} \rightarrow q\bar{q} (uds)$ 

#### Rates of incorrectly assigned hits on tracks



- Rate of tracks with incorrect hits is low for  $p_T > 200 \text{ MeV}$
- Stereo information not necessary in barrel, but helpful forward

### How Does the Solution Differ for CLIC?



Number of Hits

"CLIC-SiD" is nearly identical to SiD:

- More aggressive timing for pulsed power
- Believe KPiX scales to 10 ns hit timing (20 bunches)
- Believe a similar power envelope is achievable (still air cooled)
- Storing charge for bunch train at module is easier, if anything.





### Pixel Trackers?

Some serious challenges to overcome...

- Power:
  - pixels must be small in phi for high-p<sub>T</sub> resolution, small in z to improve tracking performance
  - Small pixels × large area = huge channel counts
  - $\Rightarrow P_{TOT} = 100 \text{ kW at } 0.1 \text{ W/cm}^2 = \text{an LHC-sized}$ power and cooling problem (CMS is 30 kW)
- Assembly:
  - Full tracker requires 250000 4 cm<sup>2</sup> sensors
  - Even modest processing on each part incurs costs that dwarf cost of sensors themselves.

... but in N years many more things will be possible!

#### STAR HFT "ultimate"



4 cm<sup>2</sup> @ 0.17 W/cm<sup>2</sup>

### Summary

- The fact that silicon systems have either been low-mass (e.g. B-factory vertex detectors) or large (hadron colliders) does not mean that large-scale, low-mass silicon tracking detectors cannot be built
- The experimental environment at energy frontier e+e- colliders lends itself particularly well to low-mass silicon tracking.
- The outer silicon tracker of the SiD detector concept embodies a set of solutions for which most of the technical challenges have already been overcome
- We hope to have the problem of needing to complete remaining R&D on an aggressive timescale.
- While the baseline uses "mature" silicon technologies, commercial process development fuels rapid changes that will open up additional options in the future.