

Contribution ID: 1 Type: not specified

FPGA Design Flow

Tuesday 26 February 2013 16:15 (45 minutes)

Presenter: ANDREI, Victor (University of Heidelberg)

Session Classification: FPGA school part I