## ATLAS Pixel Upgrade for sLHC

1<sup>st</sup> Detector Workshop of the Helmholtz Alliance 'Physics at the Terascale' 03/04/2008 Marlon Barbero - Bonn University





## Plan

- Why **sLHC** & Tentative timeline.
- Strawman Inner Detector.
- On going activity in pixel upgrade collaboration:
  - Sensor: 3D, diamond, planar.
  - Powering / DCS.
  - New FE: Analog core, digital pixels / architecture, peripheric blocks.
  - Architecture concept simulations.
  - Test setup for full size FE / prototype test.
  - − Thinned FE & PbSn  $\rightarrow$  SnAg.
  - Modules with Through Silicon Via (TSV).





## Need for sLHC upgrade



#### Radiation damage limit ~700 fb-1

Reasons to upgrade LHC:

b-layer upgrade

Tentative timeline for upgrades

- Due to the high radiation doses to which they will be submitted, the LHC IR quadrupole magnets have to be replaced after integrated luminosity of 700 fb<sup>-1</sup>
- Depending on the luminosity • evolution, the error "halving" time" will be well above 5 years at this time
- LHC needs to do a major replacement of Interaction Region quadrupoles after • an integrated luminosity of ~700 fb-1. There is still a large incertitude when it will happen (LHC has still to startup and has >1 year delay to 2003 plot).
- This would happen ~2015. SLHC upgrade has today scheduled an upgrade of • ATLAS for 2015÷2016 shutdown. ~2015/16 2008 ~2012/13

LHC start



#### Strawman Inner detector upgrade

9 hits for  $\eta < 2.5$ 

- 3 to 4 Pixel layers.
- 4 to 3 Short Strip (SS) layers. Length ~3cm.
- 2 Long Strip (LS) layers. Length ~12cm.
- TRT out (straw occupancy already high at LHC)
- Inner radius as close as we can get! Limited by beam-pipe radius, occupancy, radiation damage. ~3.7cm option?



## Atlas Pixel Upgrade for sLHC

- Increased Lumi. at sLHC ( $\times \sim 10$  wrt LHC HL?)  $\rightarrow$  FE redesign.
- New sensor technology to cope with higher radiation levels.
- A pixel detector "at least as good" as the current one: lacksquare
  - Potential reduction of b-layer radius.
  - Smaller pixel size ( $50 \times 400 \mu m \rightarrow 50 \times 250/200 \mu m$ ).
  - Material reduction; influence on b-tagging efficiency:

WH120, <u>L2044</u>		044	b-tagging efficiency vs light jet rejection	V	WH400, <u>L2044</u>				
	60%	70%	<u>b tagging enterency vs. ngitt jet rejection</u>		60%	70%			
2D	195 ±13	53 ± 2		2D	96 ± 3.7	41±3			
Z	32 ±1	10± 0.2		Z	18 ±0.3	7 ± 0.1			
3D	440 ±46	93 ± 4.4	all layers ~1.2% all layers ~1.2	6 3D	165 ± 8	47 ± 1.2			
SV1	1110 ±180	210 ±15		SV1	605 ± 58	166 ± 8			
SV2	1090 ±174	182 ±12	Decrease of material is useful for everything	· SV2	524 ± 47	150 ± 7			
	60%	70%	Effect much bigger for WH400 (higher jet P	)	60%	70%			
2D	60% 109 ± 5	70% 36 ± 1	Effect much bigger for WH400 (higher jet P	) 2D	60% 40 ± 1	70% 11 ± 0.1			
2D Z	60% 109 ± 5 25.8 ± 0.7	70% 36 ± 1 9.4 ± 0.1	Effect much bigger for WH400 (higher jet P all layers ~2.2% all layers ~2.2	) 2D % Z	60% 40 ± 1 9.7 ± 0.1	70% 11 ± 0.1 3.4± 0.1			
2D Z 3D	60% 109 ± 5 25.8 ± 0.7 234 ±18	70% 36 ± 1 9.4 ± 0.1 60 ± 2.2	Effect much bigger for WH400 (higher jet P all layers ~2.2% all layers ~2.2	) 2D % Z 3D	60% 40 ± 1 9.7 ± 0.1 63 ± 2	70% 11 ± 0.1 3.4± 0.1 16.6 ± .3			
2D Z 3D SV1	60% 109 ± 5 25.8 ± 0.7 234 ±18 730 ± 95	70% 36 ± 1 9.4 ± 0.1 60 ± 2.2 140 ± 8	Effect much bigger for WH400 (higher jet P all layers ~2.2% all layers ~2.2 from V. Kostyukhin - Genova,	2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2	$60\%$ $40 \pm 1$ $9.7 \pm 0.1$ $63 \pm 2$ $210 \pm 12$	$70\%$ $11 \pm 0.1$ $3.4 \pm 0.1$ $16.6 \pm .3$ $49 \pm 1$			
2D Z 3D SV1 SV2	$60\%$ $109 \pm 5$ $25.8 \pm 0.7$ $234 \pm 18$ $730 \pm 95$ $635 \pm 77$	70% 36 ± 1 9.4 ± 0.1 60 ± 2.2 140 ± 8 136 ± 8	Effect much bigger for WH400 (higher jet P all layers ~2.2% all layers ~2.2 from V. Kostyukhin - Genova, Valencia Up. WS, Dec 14 <sup>th</sup> 07	2D 2D 2D 2D 2D 2D 3D 3D 5V1 5V2	$60\%$ $40 \pm 1$ $9.7 \pm 0.1$ $63 \pm 2$ $210 \pm 12$ $190 \pm 10$	$70\%$ $11 \pm 0.1$ $3.4 \pm 0.1$ $16.6 \pm .3$ $49 \pm 1$ $45 \pm 1$			

~70% rejection degradation

## 3D and diamond sensor

 Pixel community involved in characterization of pCVD diamond sensor, scCVD diamond and 3D. Very rad-hard. 1<sup>st</sup> results scCVD diamond w. FE-I3. 3D 99.9% eff at 15°.



SI LAB



#### Planar Silicon Activities

- planar Si: reliable, comparatively cheap and rad-hard to beyond  $10^{15} n_{eq}^{2}/cm^{2}$
- an R&D collaboration is forming, proposal currently being circulated

D. Muenstermann / C.

Gössling, Dortmund, Pix.

Up. Meeting, Feb. 1<sup>st</sup> 08

- the proposal focuses on
  - performance evaluation of planar sensors up to  $10^{16} n_{eq}^{2}/cm^{2}$
  - significant cost reduction to instrument also larger radii
  - choice of bulk material n-type vs. p-type
  - edge reduction ("slim/active edges") to avoid shingling on staves; current edge width 1500µm
     → below 200µm? Alternative dicing methods (e.g. laser), number and width of guard rings.
  - threshold reduction to below 2000 electrons
  - better CCE, evaluate methods to reduce trapping at high fluence
- German participation:
  - HU Berlin/DESY
  - University of Bonn
  - TU Dortmund
  - Munich (MPP and MPI semiconductor laboratory)



JRE 2: Edge of a silicon wafer with a thickness of 300 µm cut a high average power picosecond laser of the TruMicro es 5000. No chipping and heat affected zone can be scted.



Marlon Barbero, Uni Bonn - 1st Detector Workshop Helmholtz Alliance 03/04/2008

sawn edge



#### Reminder: current FE-I3 module





Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



#### Reducing material?



- (2.8mm→2mm).
- 3 -Thin down FE chips
  - **(**190µm→90µm).
- 4 -Thinner sensor
- 【 (250μm →200μm)
- **5** Less cables (powering scheme).

rkshop Helmholtz Alliance 03/04/2008



## Powering activity pixels, DCS

• Serial powering and DC-DC converters



Duc Bao Ta, Bonn -2005-(D.B.Ta *et al*, NIM A 557 (2006) 445-459)

More details about powering in L. Feld talk, later this session



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



#### Different integration schemes of the DCS chip



- Wuppertal started to study 2 different integration schemes
  - DCS (Detector Control System) chip at the end of stave
  - DCS chip on the module
  - For SP and other power schemes
- DCS part in every FE chip has to be implemented:
  - need a multiplexer in every FE chip; access to 5 signals ( $V_{ana}$ ,  $V_{dig}$ ,  $I_{ana}$ ,  $I_{dig}$ , Temp.).
  - DCS part delivers via the multiplexer the DCS monitoring values to the DCS chip
  - Disable FE through DCS
  - Acting on the optical link if at end of stave

J. Boek, Wuppertal, b-lay replacement ws, CERN, Feb. 1<sup>st</sup> 08



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008

A Pixer See

11

Same setup is used

## New Front-End for higher lumi

#### • Why a redesign?

- Increased lumi + potential decrease of R<sub>blayer</sub> → FE-I3 can not cope with much increased hit rate: need change of architecture.
- Adapt to potential change of C<sub>sensor</sub> (3D, diamond, planar Si)
- Material reduction & improved active area ratio → bigger chips (7.6×8mm → 16×17.5mm) with reduced periphery (2.8mm→2mm).
- Better power consumption: analog design for reduced currents + decrease of digital activity by sharing digital circuits with several pixels.
- Why a new technology?  $\frac{1}{4}\mu m \rightarrow 130nm$ 
  - − Go to smaller pixel size (target 50x400  $\rightarrow$  50x250 µm<sup>2</sup>), smaller periphery.
  - Improved radiation tolerance: linear thin gate oxide transistor sufficient (no need for Enclosed Layout Transistor -ELT-).
  - Process availability at timescale of upgrade.





#### Next prototype

- Collaboration: LBNL, Bonn, Genova, Marseille, Nikhef.
- 130nm, test chip already submitted and received in summer 2007.
- Focus on b-layer upgrade (as intermediate step for sLHC).
- Proto. chip being design (sub. end March 2008) + SEU + LVDS Transc.

A. Mekkaoui, LBNL

R. Beccherle, Genova

- FE-I3: 18×160 pixels → FE-I4: 64×350 pixels full proto for 'end of 2008' (very likely too tight).
- Core blocks:
  - Analog readout electronics.
  - New concept for digital pixel electronics.
  - New readout scheme for double-column.
- Peripheric blocks:
  - Bandgap reference. R. Kluit, Nikhef
  - DACs for bias/calibration.
  - Regulators.
  - LVDS Tx / Rx.
  - Slow control.

Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008

M. Karagounis, Bonn





#### FE-I3 simulations above LHC HL

Double column

• The problem: increased luminosity, reduced pixel size but increased chip size (DC length increase), reduced radius → FE-I3 architecture with hit transferred to End of Column buffer (transfer takes time!) waiting for 1LT confirmation is too inefficient.



Already at 2-3 times LHC design lumi, transfer of hit to EoC might hardly be tolerable

#### New Architecture Concept

• Basic idea: store the hit locally in Double Column and transfer only triggered hits → regional pixel logic & regional buffer (note: can be done thanks to smaller feature size).



Then play with your parameters (size of pixel logic, size of regional buffer, buffer depth) and check inefficiency. - Hit pileup.

- Overflow at level of regional buffer.
- Overflow at level of global DC buffer.



L/R



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008

# On-going studies



RLA=4

Ex: Buffer overflow inefficiency as a function of Regional Logic Area -RLA- (for a fixed ratio #of pixel/# of buffer cells = 1.5)

- This architecture is cluster efficient!
- For a given depth/area ratio:
  - Bigger Regional Logic Area (RLA) is better
  - Larger Logic Unit (p) is better
  - BUT: Design constraint in PUC, wire-ing, increase size of recorded event...
- Machinery is set-up in a modular way. Scan of parameter space (p, BA, d) can be done for any input.
- <u>Outlook</u>: Studies performed on proposed architecture continue:
  - Pythia / GEANT simulation  $\rightarrow$  FE-I<sub>3</sub> / FE-I<sub>4</sub> (radius 3.7 cm / 5cm).
  - Truncation of first digitalization (double hit inefficiency reduction).
  - Dual threshold (a way to reduce double hit).
  - Hit erasing at L1T arrival time.
  - Transfer to DC global distributed buffer.  $\leq$
  - Data rate at module level.

On-going! Preliminary results soon!



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008







#### USB based FE Readout System - Overview

- Lightweight "Replacement" for the current read-out system: TurboPLL/PCC (designed some time ago, hard to recover for new FE).
- Hardware based on FPGA card with USB interface
- Supports up to four single chips or four FE modules
- AC coupling for SP operation of modules
- Multi-IO USB/FPGA Board
- Interface to TurboDAQ software





Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008





#### Test Setup for Proto. Charact.

- Uses Multi I/O USB/FPGA board, interface with prototype carrier board.
- Status: prototype available for 1<sup>st</sup> proto APUPO, first tests with digital board on-going; design of test boards for next proto currently starting.





Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



# PbSn→ SnAg & Thinned FE

J. Allofs, Bonn

- <u>PbSn $\rightarrow$ SnAg</u>: Follow the trend of industry (Lead-free process).
- SnAg bumps less elastic than PbSn  $\rightarrow$  rethink packaging/testing/handling.
- <u>Thinned FE</u>: For material reduction!
- Present FE-I3 (PbSn or In): 190 $\mu$ m  $\rightarrow$  FE-I4 (SnAg) thinned to 90 $\mu$ m (~0.1% x/Xo).
- Electrical tests of thinned FE-I2: yield ok.
- Several procedure to then bump-bond the thinned chip to the sensor, one of them being the use of handle wafer. Methods need tuning. New results available soon.



## New integration techniques?

• Could the use of 3D interconnect techniques with TSV help in building up a "light weight" module?



- Work has started with IZM Berlin, where 3D integration techniques are being developed.
- Note: A more ambitious project also starting with Munich group (→ 3D integrated detector).





#### A module concept with TSV



SI LAB Silizium Labor Bonn

Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



#### R&D for a novel pixel detector for sLHC



## Proposed R&D Program

a) Test interconnection process with diode test structures

b) Build demonstrator using ATLAS pixel chip (FEI2) and pixel sensors made by MPI (single chip module)



Main Work Packages (with a lot of hidden details!!!):

Design and production of thin sensors at MPI HLL

Design of a dedicated r/o chip for test sensors - Interon, Uni Oslo

Post-processing of the sensor wafers (SLID prep.) at IZM

Post-processing the FEI2 wafers and the Interon Chip (SLID prep. and ICV) at IZM

Interconnection of sensor and r/o also at IZM



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



24

→ production started  $\rightarrow$  almost finished

#### Summary

- Why sLHC & Tentative timeline.
- Strawman Inner Detector.
- On going activity in pixel upgrade collaboration:
  - Sensor: 3D, diamond, planar.
  - Powering / DCS.
  - New FE: Analog core, digital pix. / architecture, peripheric blocks.
  - Architecture concept simulations.
  - Test setup for full size FE / prototype test.
  - − Thinned FE & PbSn  $\rightarrow$  SnAg.
  - Modules with TSV.
  - Lack of time  $\rightarrow$  skipped opto-components / mechanics.



M.Gilchriese, LBNL / G. Lenzen, Wuppertal / P. Schwemling, Paris, b-lay replac. ws, CERN, Feb. 1<sup>st</sup> 08

K.K.Gan, Ohio, b-lay replac. ws, CERN, Feb. 1<sup>st</sup> 08

T. Flick, Wuppertal



Marlon Barbero, Uni Bonn - 1st Detector Workshop Helmholtz Alliance 03/04/2008



#### BK

#### • BACK UP



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



#### **BK: Various**

#### • Various



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



## Physics case

- Expend the potential of LHC (measures / discoveries) to 2020 and more, in complement to the future 500-800 GeV  $e^+e^-$  ILC. Even with the advent of the ILC, only sLHC can pair produce particles with masses  $\geq 0.5$  TeV.
- 3 categories for the physics case -for a LHC with 10 x more data-:
  - Precision measurements -standard model physics-:
    - Higgs coupling
    - Trilinear / quadrilinear gauge boson coupling
    - Rare top decays through FCNC
  - Extended mass reach for new particles (by ~0.5 to 1TeV):
    - Heavy Higgs
    - Extra gauge boson
    - Extra dimensions
    - SUSY particle (if heavy)
  - Light SUSY (if light, already discovered at LHC):
    - Complete the sparticle spectrum
    - Access rare decay channel, measure BR

Azuelos *et al*, hep-ex/0203019



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



#### x/Xo% breakdown

last update	12/13/2007
•	

	Mate	erial cor	nparison	ofseve	ral modu	le desig	Ins			
	x/X0%									
	B-layer	present	B1 layer serial pwr nt r=37mm,16 mod		B1 layer serial pwr r=37mm,16 mod		B1 layer serial pwr r=37mm,16 mod		B2 layer serial pwrl r=49mm, 20 mod.	
			Type = Standard		Туре А		Туре С		Type = Standard	
Cables (AI 99.9% +polyurethane)	0.2	85	0.045		0.045		0.045		0.048	
Pigtail flex	0.0	56	0		0		0		0	
PCB Type 0 cable	0.0	66	0		0		0		0	
solder	0.0	09	0.01		0.01		0.01		0.01	
connectors Pigtail + type 0	0.1	51	0.02		0.02		0.02		0.02	
Total electrical services	0.5	67	0.075		0.07	75	0.07	'5	0.0	)78
Flex + Components	0.3	95	0.330		0.230		0.213		0.316	
Sensor	0.27	(250µm)	0.21	(200µm)	0.21	(200µm)	0.21	(200µm)	0.21	(200µm)
FE I3 Chip (bumps)	0.24	(180µm)	0.12	(90µm)	0.12	(90µm)	0.12	(90µm)	0.12	(90µm)
Total Module	1.4	71	0.736		0.635		0.618		0.7	24
Stave 1		)8	0.43		0.43		0.43		0.43	
Global support	0.3	84	0.082		0.082		0.082		0.082	
Total	2.9	35	1.248		1.147		1.130		1.236	

Material	x0 [g/cm2]	x0 [cm]		
Al	24,01	8,9		
Si	21,82	9,36		
Cu	12,86	1,43		
Kapton	40,56	28,6		
Al2o3	27,94	7,04		
Teflon	34,84	15,8		
Polyurethane	43,8			





## BK: b-layer upgrade

## • b-layer upgrade



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



#### Why it is so difficult

- The Beam Pipe is supported at PPo by structures that also support the Services Quarter Panel. They constitute almost <u>a solid cylinder</u> around the beam and they have to be removed (at least a part of them) to physically take out the actual B-Layer.
- The SQP's propagate the services from PPo to PP1. Due to the number of cooling and electrical lines to be unmated (and re-mated) at PPo, the schedule is driven by the activity on the SQP's. Testing the leak tightness of the fitting at PPo and the electrical part have taken a large amount of time during the integration phase.
- The <u>beam pipe flange at PP1 has almost the radius of the actual BLayer</u> <u>envelope</u> (R44 vs. R43) making rather difficult to extract the beam pipe without disassembling the B-Layer. For this reason it has been foreseen to cut one of the two beam pipe flanges in case the actual BLayer will not be kept in. → contamination issue.
- Without disassembling the services *the access from PP1* to the BLayer has a radius of ~R53mm with the beam pipe in it of 36mm [gap of 17mm].





#### More deeper



- Removing and reinstalling the SQP's is the most time consuming operation.
- <u>*Case A needs*</u>: to remove 3 SQP's (2 on A +1 on C).

set an extra PPo position for the new BL.

provide 6 extra cooling lines (may get 6 of them from disk lines).

• <u>*Case B needs*</u>: to remove all the SQP's and the BPSS on the both side (no cutting)

no extra cooling lines are needed. no extra PPo position.



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



## LHC delivery (guess!)

Parameter	Phase A	Phase B	Phase C	Nominal	
k / no. bunches	43-156	936	2808	2808	
Bunch spacing (ns)	2021-566	75	25	25	
N (10 <sup>11</sup> protons)	0.4-0.9	0.4-0.9	0.5	1.15	
Crossing angle (µrad)	0	250	280	280	
$\sqrt{(\beta^*/\beta^*_{nom})}$	2	$\sqrt{2}$	1	1	
σ* (μm, IR1&5)	32	22	16	16	
L (cm <sup>-2</sup> s <sup>-1</sup> )	6x10 <sup>30</sup> -10 <sup>32</sup>	10 <sup>32</sup> -10 <sup>33</sup>	(1-2)x10 <sup>33</sup>	<b>10</b> <sup>34</sup>	

Year ? (present schedule)	2008	2009	2009-2010	> 2010
∫ Ldt? (guess)	up to 100 pb <sup>-1</sup>	1-few fb <sup>-1</sup>	O(10 fb <sup>-1</sup> )	O(100 fb <sup>-1</sup> )



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



#### LHC vs time!? (An even wilder guess!)





Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



#### 2 scenarios

parameter	symbol	25 ns, small	3*	50 ns, long		
transverse emittance	ε [μm]		3.75		3.75	]
protons per bunch	<i>N<sub>b</sub></i> [10 <sup>11</sup> ]		1.7		4.9	
bunch spacing	∆t [ns]	S	25		50	challenges
beam current	I [A]	<u> </u>	0.86		1.22	Viniector ungrado
longitudinal profile		2	Gauss		Flat	
rms bunch length	σ <sub>z</sub> [cm]		7.55		11.8	
beta* at IP1&5	β* [m]	<u>a</u>	0.08	) (	0.25	Scenarios with 12.5hs
full crossing angle	θ <sub>c</sub> [µrad]	ja j	0	<b>↓</b>	381	& 75ns bs are gone!
Piwinski parameter	$\phi = \theta_c \sigma_z / (2^* \sigma_x^*)$	e C	0	иí	2.0	
hourglass reduction		rly s	0.86	ski a	0.99	aggressive triplet
peak luminosity	<i>L</i> [10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> ]	ear	15.5		10.7	
peak events per crossing			294	vic	403	
initial lumi lifetime	τ <sub>L</sub> [h]		2.2	H é	4.5	
effective luminosity	L <sub>eff</sub> [10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> ]		2.4	nrge	2.5	
(T <sub>turnaround</sub> =10 h)	T <sub>run,opt</sub> [h]		6.6	la la	9.5	Dile un evente
effective luminosity	L <sub>eff</sub> [10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> ]		3.6		3.5	Plie-up events
(T <sub>turnaround</sub> =5 h)	T <sub>run,opt</sub> [h]		4.6		6.7	
e-c heat SEY=1.4(1.3)	P [W/m]		1.04 (0.59)	(	0.36 (0.1)	
SR heat load 4.6-20 K	P <sub>sR</sub> [W/m]		0.25		0.36	
image current heat	P <sub>IC</sub> [W/m]		0.33		0.78	
gas-s. 100 h (10 h) τ <sub>b</sub>	P <sub>gas</sub> [W/m]		0.06 (0.56)	(	0.09 (0.9)	PS Pixel o
extent luminous region	σ <sub>l</sub> [cm]		3.7		5.3	Alliance 03/04/2008 25
comment		D0 + c	rab (+ Q0)	W	/ire comp.	CC THE CO

# Sub-detector upgrade?

(5 MCHF)

- Some upgrading needed for:
  - Shielding
  - LAr Calo (25.5 MCHF)
  - Tile Calo (10 MCHF)
  - Muons (2 MCHF)
  - Trigger / DAQ (10 MCHF)
- Major upgrade needed for inner detector:
  - Pixel + SCT + TRT  $\rightarrow$  all Silicon, Pixel (3/4 layers?) + SS + LS.
  - Pixel (32.5-34 MCHF)
  - SS +LS (105 MCHF -20 MCHF assembly)
  - Installation (10 MCHF -mostly ID)



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008

A Pixed On the State of the Sta

36

Cost Document (USG + EB) **ATL-P-MC-0001** v.**1 (1/2/2006)** as submitted to POFPA – Physics Opportunities for Future Proton Accelerators.
## Why is b-layer upgrade needed?

- Sensor and Electronics are the two most radiation sensitive elements.
  - 1 year of nominal LHC luminosity (100 fb<sup>-1</sup>) corresponds in the B-layer (5.0 cm) to a NIEL fluence of  $2.4 \times 10^{14} n_{eq}/cm^2$  and a Ionizing dose of 12 Mrad (in Si).
- **Effect on Sensors** 
  - Type inversion, Neff increase, Vdepletion rises.
  - Leakage current (noise).
  - Charge trapping  $\rightarrow$  lower charge collected, lower efficiency
- **Effects on Electronics** 
  - Transistor V<sub>T</sub> shift due to charge
- Transistor V<sub>T</sub> shift due to charge trapping in the gate oxide (Ionizing Radiation). FE and MCC tested to 50 Mrad.
  Studies on n-in-n sensors (BL Workshop) show that BL can operate sometime more than the 3 years foreseen at LHC nominal Lumi. But less than 700 fb-1. More studies needed.
  There is a large incertitude in all the above; There is a large incertitude in all the above; There is a large incertitude in all the above; There is a large incertitude in all the above; There is a large incertitude in all the above; There is a large incertitude in all the above; There is a large incertitude in all the above; There is a large incertitude in all the above; There is a large incertitude in all the above; There is a large incertitude in all the above; There is a large incertitude in all the above; There is a large incertitude in all the above; There is a large incertitude in all the above; There is a large incertion of the multiple of the mult •
- only with experience from the running detector we will be able to predict the pixel detector lifetime.



B-layer bias voltage:

 $T = 0^{\circ}C$  operation.





### Not only irradiation

- There are several other events that could degrade significantly the efficiency of the detector:
  - Period of time at higher than foreseen operational temperature of the modules.
  - Leaks in the detector that would force to shutdown a cooling loop (26 modules lost = 10% of b-layer if it occurs there!). Hard to know probability of such event without operating.
  - Failure in the optoboard that serve a significant number of modules (6/7 modules lost = significant loss for the 286 -module b-layer!).





### Two scenarios studied

### – <u>CASE A</u>:

A new B-Layer is *inserted* into the existing one.

The beam pipe carries the B-Layer and it acts as an installation tool.

It does not need to disassemble significantly the detector.

The <u>con</u> is the old B-layer stays there adding unnecessary material.

#### – <u>CASE B:</u>

The old B-layer is *removed* and a new one is inserted.

This scenario implies a deep disassembling of the detector that has a significant impact on the time scale.



CASE A



CASE B

### Both "A" &"B" requires to move the complete pixel package out of the pit.



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



### **Time Estimate Summary**

Considering T<sub>o</sub> the time at which we will have <u>the access to PP1</u> (i.e. Calorimeter Endcap opened with ~10m clearance on the C-side):

- ٠
- •

Limited access: CASE A:<br/>Barrel access: CASE B:5.5 months<br/>9.5 monthsIn both cases, you need to remove, reinstall and work<br/>on the SQP (a very time consuming operation).

- + Some weeks are needed to *open ATLAS* up enough to remove the Pixel detector:
  - Put the ECT in the parking position.
  - Open the EC calorimeter.
  - Setting up the working area:
    - C-Side need clear from IDEP to the Shaft C (~ 10m)
    - A side needs a gap  $(\sim 1m)$
- + 8 weeks for installing and re-connecting the detector (and this is an aggressive estimate!) ٠
- + the complication of the activation.

### The two options studied (CASE A and B) *do not fit into the 6 months time shut down*.

Note that two alternatives semi-exists:

-"in-pit" replacement, not removing the Service Quarter Panel -main time driver- & find some way to work around them: qualified of "desperate" by mechanical people.

-Build a brand new pixel detector with even a limited number of layers waiting to be installed as soon as the old one gets out  $\rightarrow$  cost issue.

- Extended shut-down? Of Atlas and CMS for 1 pixel-layer?



Marlon Barbero, Uni Bonn - 1st Detector Workshop Helmholtz Alliance 03/04/2008



## What to do Next - ATLAS Task Force

- An <u>ATLAS task force</u> will be nominated with the mandate to review the situation and present to the collaboration an updated plan for the B-layer and Pixel system evolution in ATLAS (in a 6 months timescale). The task force will be established at EB level and reports at TMB/EB level and also as appropriate in ID, Pixel and Upgrade meetings.
- The task force should consider the following points:
  - The expected lifetime of the PIXEL system and critical components that might change the lifetime
  - Machine upgrade plans and expected luminosity profiles
  - Time estimates, risks, procedures for, and activity levels related to changing/adding layers for the Pixel system. This included compatibility with INB regulations and concerns both work in situ and on the surface.
  - Simulations studies for extra layers or changed layouts
  - Interfaces to and compatibility with a complete ID upgrade
  - Time scales and costs
  - Possible changes to the central beampipe
  - Key issues to study during initial running (physics, operational issues) that can provide guidance for future upgrades of the Pixels.
  - Other points as deemed necessary





## Task Force (2)

- Several options must be considered, and their feasibilities studies, keeping in mind the points above for each of them:
  - Replacing the current B-layer with a similar layer (current baseline)
  - Adding a new layer inside the current system
  - Replacing the entire PIXEL system with a new system as ambitious as possible
  - Keeping several options open but defining a plan (in time and identifying key issues) that can guide us towards a decision in the coming years.
  - Permutations/derivations/ developments of the above.
- Practical constraints:
  - Basic R&D for the Pixel upgrade must be encouraged to continue during this process and as part of the revised plan.
  - The b-layer replacement budget line in M&O must be kept open, in all scenarios there is a well-defined inner layer that will be a focus for development and early change.
  - The PIXEL upgrade community must be kept together working on a common framework as a result of any new plan.
  - In absence of a replacement plan we have no flexibility in the vertexing system (B-layer is a kind of unique layer in the B-tagging). On the other way CMS has simple mechanical replacement. The unbalance situation of the two experiment has to be corrected.





 $\mathbf{42}$ 

## **BK:** Powering

## • Powering / DCS



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



### How does it work?

Minimize current through cables by a) recycling current (SP) or b) "high-voltage" power lines (DC-DC)



Serial powering

Talks by Wladek, Mitch, Michael, Giulio and Jan

DC-DC buck converter

Talks by Federico and Satish

DC-DC charge pump

Talk by Maurice

Piezo transformer Talk by Masatoshi

### Why independent powering fails at SLHC ?

Current per chip ~ constant, but many more channels

- 1. Don't get 5 or 10 times more cables in
- Power efficiency is too low (50% ATLAS SCT ⇔ ~15% SLHC)
- Cable material budget: 0.2% of R.L. per layer (barrel normal incidence) ⇔ 1% or 2% SLHC
- 4. Packaging constraints

Each reason by itself is probably sufficient for a No-No



### DC-DC conversion with switched capacitors

**Example: divide by 4 stack: 5 capacitors – 10 switches** 



Charge and discharge different arrangements of capacitors to convert "high" input voltage to low module voltage

Challenge is design of switching chip and to supply sufficient current



- Fight cable congestion.
- Increase power efficiency.
- Less power dissipation in cables.
  - Reduction factor 20-30, despite 20-30% more in the modules.
  - PP4 PP2: 91W per stave  $\rightarrow$  3.4 W; PP2 PP1: 22 W  $\rightarrow$  0.8W
- Reduce material in active area.
  - Factor <  $1/10 X_0$  of present cable/connectors.





## Proof of principle

• Serially Powered half-stave with FE-I3 modules.



• Could show that there is no performance degradation due to the powering scheme, in particular wrt noise pickup.



### Stave





Module 1

## Shunt regulator in FE-I4

- 1<sup>st</sup> feasibility studies, IBM 130nm.
- Shunt and load.
- 4-5 A at module level (4FE/module).



- Electromigration rules???
- At pad level: pad for next FE not yet developed  $\rightarrow$  use standard IBM pad for estimate:  $I_{max} = 3.12mA.\mu m^{-1}(W-0.06\mu m)$





Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008

pads: 8 VDD, 7 VSS

 $I_{\max PAVSS} = 216 mA$ 

 $I_{\max PAVDD} = 187 mA$ 

Michael Karagounis

- Transistor area???
- $\Delta V \sim 1.6 V \rightarrow Vgs <= 1.4 1.3 V$  (keep amplif. output stage saturated)



Also ok for wire-bond!

### Refining what the shunt regulator should be

- Could handle special conditions: over current protection (better power-up conditions), fine reference correction (uniformize currents in // placed shunts).
- Shunt transistor could be distributed. Take care of properly dissipating power.
- Should not have to handle the complete current of the load! Load should be in an already controlled state by pre-setting DACs.





Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



## experience from the past



### examples:

- wrong powering of the module → MCC does not work correctly → cause a data transfer error
  - DCS powering information helps to detect the not working MCC
- problems with module configuration or clock signal  $\rightarrow$  no data acquisition
  - incorrect module configuration or clock signal cause a characteristic digital current consumption
  - DCS current data give information about the reason of the broken data acquisition

### • optoboard receives no light $\rightarrow$ noisy DORIC

- high oscillation of digital and analogue current
- DCS information necessary to find out the broken pin diode
- high voltage broken  $\rightarrow$  noisy module
  - cause a higher digital current and a higher temperature
  - HV modularity 6/7 → only DCS current and temperature information can detect the noisy module

## → DCS data important to get information about a <sub>53</sub> problem!

## **DCS** specifications

- independent DCS data path fundamental to identify problems
- reduce the radiation length
- high granularity → in case of a broken DCS component keep as much DCS information as possible
- separate disabling of each FE chip → DCS part of the FE chip should remain working
- DCS data of each front end chip:
  - analogue voltage
  - digital voltage
  - 2 currents (for analogue and digital part)
  - temperature

5 signals per FE

# Different integration schemes of the DCS chip



- Wuppertal started to study 2 different integration schemes
  - DCS chip at the end of stave
  - DCS chip on the module

Same setup is used

- DCS part in every FE chip has to be implemented:
  - need a multiplexer in every FE chip
  - DCS part delivers via the multiplexer the DCS monitoring values to the DCS chip
  - Acting on the optical link if at end of stave





- per FE chip 5 wires (differential voltage measurement, MUX address, disable FE)
- per stave bus system
- broken DCS chip → no DCS data of one module

- broken bus cable → no DCS data of one stave
- additional material → DCS chips + cables
- independent DCS data path

## **Optical Link**

- A new optical link has to cover a much higher bandwidth for data transfer (step from 160 Mb/s to 640 Mb/s)
- Studies concerning the optical components are under preparation
  - Radiation hardness of lasers
  - Thermal conductivity and heat sink optimization
  - Speed of the link (laser switching speed, data recovery, etc.)
  - Properties like wavelength, single mode or multi mode fibres etc.



## Optical Readout Hardware

- Studies on the electrical side for the new readout hardware are on the way
  - Tests of new clock chips and clock distribution strategies
  - Faster signal encoding under test, using Lattice CPLDs





## conclusions & future plans

- overview about the different schemes for the DCS chip
  - DCS data aquisition via the optical readout system
  - DCS chip at the end of the stave
  - DCS chip on the module
- DCS chip on the module seems to be the prefered option → minimal radiation length, high modularity
- next step is to run the Wuppertal test setup and to concretize the schemes (e.g. bus system, decoupling...)

## **BK: Pixel Layout vs Physics**

## • Pixel Layout vs. Physics

(slides from Vadim Kostyukhin, Genova, shown at Valencia Upgrade Workshop)



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



## 3 vs 4 Pixel Layer

From the B-Layer Workshop there are indications (more studies required):

 Adding a fourth layer barely resume the initial Pixel detector performance. Material is a critical issue, smaller pixels (250 µm in Z) help, what happens with dead (or low efficiency) existing BL has to be studied.
 Layout with 4-layers

 $\begin{array}{c} R_{b1} = 37.0 \text{ mm}, 1.2\% \overline{X}_{0} \\ R_{b1} = 37.0 \text{ mm}, 1.2\% \overline{X}_{0} \\ R_{b2} = 50.5 \text{ mm}, 2.2\% \overline{X}_{0} \\ R_{1} = 88.5 \text{ mm} \\ R_{2} = 122.5 \text{ mm} \\ R_{2} = 122.5 \text{ mm} \end{array}$   $\begin{array}{c} R_{b1} = 37.0 \text{ mm} \\ R_{b2} = 37.0 \text{ mm} \\ R_{b2} = 37.0 \text{ mm} \\ R_{b2} = 38.5 \text{ mm} \\ R_{2} = 122.5 \text{ mm} \\ R_{3} = 12$ 

A surprise: Reduction of material is probably more important than reduction of radius & 4 working pixel layers might have worse performances than 3 working ones!



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



## Some (preliminary) conclusions

- 1. To improve low  $P_{\perp}$  jet rejection B-layer should be moved closer to interaction point.
- 2. To improve high  $P_{\perp}$  jet rejection amount of material should be decreased.
- 3. Change of Z pitch of other pixel layers (not B one) doesn't have big influence on b-tagging performance at 0 luminosity limit. Should be much more important at 10^35.
- 4. Double B-layer doesn't have advantages with respect to single B-layer in b-tagging. Should be checked however for very high  $P_{\perp}$  jet.
- 5. Beam pipe has non negligible impact on b-tagging performance.







### **b-layer material influence**

### L2444 layout, B(37mm) ~1.2% thickness, others ~2.2% Dependence on B<sub>2</sub>(50.5mm) thickness <u>WH120</u>

Type, ε <sub>b</sub>	X <sub>b2</sub> =2.2%X0	X <sub>b2</sub> =1.6%X0	X <sub>b2</sub> =1.2%X0	L2044 (no b2)
2D 60%	78 ± 4	122 ± 2	135 ± 8	172 ± 11
2D 70%	26 ± 1	39 ± 1	42 ± 1	$46\pm2$
3D 60%	160 ± 10	244 ± 21	262± 21	351±33
3D 70%	43 ± 1	64 ± 2	69 ± 3	88 ± 4
SV1 60%	501 ± 56	$743 \pm 36$	774 ± 102	1176 ± 197
SV1 70%	90 ± 4	131 ± 7	155 ± 9	219 ± 16
SV2 60%	508 ± 57	750 ± 98	717 ± 92	$1035\pm165$
SV2 70%	89 ± 4	124 ± 7	145 ± 8	<b>199</b> ± 14



### **b-layer material influence**

### L2444 layout,B(37mm)~1.2% thickness, others~2.2% Dependence on B<sub>2</sub>(50.5mm) thickness <u>WH400</u>

Type, ε <sub>b</sub>	X <sub>b2</sub> =2.2% X0	X <sub>b2</sub> =1.6% X0	X <sub>b2</sub> =1.2% X0	L2044(no b2)
2D 60%	$52 \pm 2$	64 ± 2	57 ± 2	75 ± 13
2D 70%	20 ± 1	22 ± 1	21 ± 1	25 ± 1
3D 60%	81 ± 3	92 ± 3	90± 3	134 ± 6
3D 70%	29 ± 1	33 ± 1	31 ± 1	37 ± 1
SV1 60%	230 ± 15	258 ± 16	271 ± 17	$443\pm36$
SV1 70%	77 ± 3	$95\pm4$	97 ± 4	140 ± 6
SV2 60%	226 ± 14	240 ± 14	257 ± 16	424 ± 34
SV2 70%	71 ± 3	88 ± 3	87 ± 3	128 ± 6

For both WH400 and WH120 decrease of thickness of  $B_2$  layer produces improvement in b-tagging but the best idea is to remove it completely.



### Material influence

#### WH120, <u>L2044</u>, all layers ~1.2%

Eff. to find sec.vertex in uds jet(fake)				1.95%
Eff. to	69.9%			
	60%	70%		
2D	195 ±13	53 ± 2		
Z	32 ±1	10± 0.2		
3D	440 ±46	93 ± 4.4		
SV1	1110 ±180	210 ±15		
SV2	1090 ±174	182 ±12		

#### WH120, <u>L2044</u>, all layers ~2.2%

Eff. to find sec.vertex in uds jet(fake)				2.78%
Eff. to find sec.vertex in b jet(true)				69.8%
	60%	70%		
2D	109 ± 5	36 ± 1		
Z	25.8 ± 0.7	9.4 ± 0.1		
3D	234 ±18	60 ± 2.2		
SV1	730 ± 95	140 ± 8		
SV2	635 ± 77	136 ± 8		

~70% rejection degradation

#### WH400, <u>L2044</u>, all layers ~1.2%

Eff. to find sec.vertex in uds jet(fake)			4.60%	
Eff. to find sec.vertex in b jet(true)				76.6%
	60%	70%		
2D	96 ± 3.7	41±3		
Z	18 ±0.3	7 ± 0.1		
3D	165 ± 8	47 ± 1.2		
SV1	605 ± 58	166 ± 8		
SV2	524 ± 47	150 ± 7		

#### WH400, <u>L2044</u>, all layers ~2.2%

ł	Eff. to find sec.vertex in uds jet(fake)				6.21%
	Eff. to find sec.vertex in b jet(true)				76.6%
		60%	70%		
	2D	40 ± 1	11 ± 0.1		
	Z	9.7 ± 0.1	3.4± 0.1		
	3D	63 ± 2	16.6 ± .3		

210 ± 12

190 ± 10

~270% rejection degradation

49 ± 1

45 ± 1

Decrease of material is useful for everything. Effect is much bigger for WH400 (higher jet  $P_{\perp}$ )

SV1

SV2



### More material influence

#### L2044, WH400, all layers X0≈1.2%



Small degradation of Z prim. vertex resolution  $19\mu m \rightarrow 20\mu m$ , small degradation of K<sup>0</sup> mass resolution 6.8MeV $\rightarrow$ 7.6MeV, Huge ~270% degradation in b-tagging rejection

V. Kostyukhin - INFN / Genova



### Z pitch in L2,3(88.5mm, 122,5mm) influence

#### L2022, WH120, all layers X0≈1.2%

Eff. to fi	1.81%				
Eff. to	Eff. to find sec.vertex in b jet(true)				
	60%	70%			
2D	160 ±13	52 ± 2			
Z	32 ±1	11± 0.2			
3D	325 ±29	82 ± 3.6			
SV1	1580 ±300	214 ±15			
SV2	1140 ±190	196 ±13			

#### L2044, WH120, all layers X0≈1.2%

Eff. to find sec.vertex	e) <b>1.95%</b>	
Eff. to find sec.verte	69.9%	
60%	70%	

	00%	10%
2D	195 ± 13	53 ± 2
Ζ	32. ± 0.9	10 ± 0.2
3D	441 ±46	93 ± 4.4
SV1	1110 ± 180	209 ± 15
SV2	1090 ± 174	182 ± 12

Increase(!!!) in tracking part and degradation in track+vertex

#### L2022, WH400, all layers X0≈1.2%

Eff. to find sec.vertex in uds jet(fake)				4.40%
Eff. to	76.4%			
	60%	70%		
2D	99 ± 3.8	33 ± .7		
Z	19 ±0.3	7 ± 0.1		
3D	188 ± 10	52 ± 1.5		
SV1	619 ± 60	177 ± 9		
SV2	554 ± 50	156 ± 8		

#### L2044, WH400, all layers X0 ${\approx}1.2\%$

Eff. to find sec.vertex in uds jet(fake)	4.61%
Eff. to find sec.vertex in b jet(true)	76.6%

	60%	70%
2D	96 ± 4	28 ± 0.2
Z	18 ± 0.3	7.1±0.1
3D	165 ± 8	47 ± 1.
SV1	605 ± 58	166 ± 8
SV2	524 ± 47	150 ± 7

~5% degradation

Behavior is not completely clear but in any case changes are small.

Keep in mind that this is 0 limu case!!!

### Z pitch in L2,3(88.5mm, 122,5mm) influence



(see above). Improvement due to smaller Z pitch in outer pixel layers is marginal at 0 luminosity limit. Should be studied at 10^35!!!



### **B-layer position influence**

#### L0222, WH120, all layers X0~1.2%

Eff. to find sec.vertex in uds jet(fake)				2.02%
Eff. to	67.0%			
	60%	70%		
2D	99 ± 4.7	33 ± 0.9		
Z	25 ± 0.6	9 ± 0.1		
3D	176 ± 11	50 ± 1.7		
SV1	663 ± 82	96 ± 4.5		
SV2	620 ± 74	89 ± 4		

#### L2022, WH120, all layers X0≈1.2%

Eff. to find sec.vertex in uds jet(fake)				1.82%	
Eff. to find sec.vertex in b jet(true)					70.2%
		60%	70%		
	2D	160 ± 10	52 ± 2		
	Z	32. ± 0.9	11 ± 0.2		
	3D	325 ± 29	82 ± 3.6		
	SV1	1580 + 300	$214 \pm 15$		

~2 times increase

SV2 1140 ± 188 196 ± 13

#### L0222, WH400, all layers X0≈1.2%

Eff. to find sec.vertex in uds jet(fake)				4.51%
Eff. to	ue)	75.6%		
	60%	70%		
2D	89 ± 3.3	30 ± .6		
Z	18 ±0.3	6.6 ± 0.1		
3D	142 ± 6.6	45 ± 1.2		
SV1	500 ± 43	151 ± 7		
SV2	480 ± 41	140 ± 6		

#### L2022, WH400, all layers X0≈1.2%

Eff. to find sec.vertex in uds jet(fake)	4.40%
Eff. to find sec.vertex in b jet(true)	76.4%

	60%	70%
2D	99 ± 4	33 ± 0.2
Z	19 ± 0.3	7.3±0.1
3D	188 ± 10	52 ± 1.5
SV1	620 ± 60	177 ± 9
SV2	554 ± 50	156 ± 8

~20% increase

Change of B-layer position from 50.5mm to 37mm improves significantly performance of low  $P_{\perp}$  jet tagging but provides only a moderate improvement for high  $P_{\perp}$  jets.



### Influence of new beam pipe

### Present pixel package, but with new beam pipe (0.24 % X0) instead of old (0.47%X0), <u>WH400</u>

Type, ε <sub>b</sub>	Standard 3-layers	Standard 3-layers, new beam pipe	F(3Lnewpipe/3L)
2D 60%	61 ± 2	64 ± 2	1.05
2D 70%	21 ± 1	22 ± 4	1.05
3D 60%	<b>99</b> ± 6	101±4	1.02
3D 70%	31 ± 1	32 ± 1	1.03
SV1 60%	314 ± 21	$373 \pm 36$	1.19
SV1 70%	88 ± 3	104 ± 4	1.19
SV2 60%	297 ± 20	$340\pm28$	1.14
SV2 70%	84 ± 3	99 ± 4	1.18

~17% improvement in combined b-tagging due to new beam pipe for high  $\mathsf{P}_{\!\!\perp}$  jets



#### Present pixel package, but with new beam pipe (0.24 % X0) instead of old (0.47%X0), WH120

Type, ε <sub>b</sub>	Standard 3-layers	3-layers, new beam pipe	F(3Lnewpipe/3L)
2D 60%	$62 \pm 2$	$70\pm3$	1.13
2D 70%	$20 \pm 1$	26 ± 1	1.30
3D 60%	$112\pm 6$	147± 9	1.31
3D 70%	31 ± 1	38 ± 1	1.23
SV1 60%	261 ± 20	386 ± 36	1.48
SV1 70%	61 ± 2	81 ± 2	1.33
SV2 60%	$256 \pm 19$	390 ± 37	1.52
SV2 70%	57 ± 2	$75\pm3$	1.32

~40% improvement in combined b-tagging due to new beam pipe for low  $P_{\!\perp}$  jets


### Some (preliminary) conclusions

- 1. To improve low  $P_{\perp}$  jet rejection B-layer should be moved closer to interaction point.
- 2. To improve high  $P_{\perp}$  jet rejection amount of material should be decreased.
- 3. Change of Z pitch of other pixel layers (not B one) doesn't have big influence on b-tagging performance at 0 luminosity limit. Should be much more important at 10^35.
- 4. Double B-layer doesn't have advantages with respect to single B-layer in b-tagging. Should be checked however for very high  $P_{\!\perp}$  jet.
- 5. Beam pipe has non negligible impact on b-tagging performance.

## BK: USB based system

## • USB based FE readout system



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



### USB based FE Readout System – Some Specs

- Multi-IO USB/FPGA Board
  - 15 Mbyte/sec USB/FPGA system transfer speed
  - 2 Mbyte SRAM
  - Xilinx XC3S1000 FPGA
  - LVDS and TTL IOs (for trigger, TDC etc.)
  - Drivers for Windows XP and Linux available
- Module Adapter Card
  - four channels support single chip cards or modules
  - serial powering option for modules
  - current and (individual) voltage measurement for SP
- "Lightweight"/low-cost replacement for TPLL/TPCC
  - limited FPGA resources (possibly no HW histogramming?)
  - no dedicated, programmable delay lines
  - FPGA internal de-skewing with 5 ns resolution
- Status:
  - prototype HW available

H. Krüger, Bonn

- FPGA / DLL programming under way-
- Interface to TurboDAQ software -

J. Grosse-Knetter, Göttingen



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



## BK: Archi. Concept Simul.

## • Architecture Concept Simul.



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



## New Architecture Concept

 Basic idea: store the hit locally in DC and transfer only triggered hits → regional pixel logic & regional buffer (note: can be done thanks to smaller feature size).



Also check for consequences of change of logic: increased event size (transfer rate), buffer depth, routing at regional buffer level (implementation in layout)...

## Time-driven simulation



Silizium Labor Bonn



## 2 sources of inefficiency for FE-I3





Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



## Inefficiencies in FE-I3

• Identified (note; up to DC buffer only): double-hit, wait/busy (new hit when last still pending), wrong latency (late copying), EoC full.





Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008





## Inefficiency FE-I4 (p2BA2d4)

• Only double hit and buffer overflow inefficiency: transfer hit to local buffer very fast (& No long ToT -time-out at 16BX).



### Increased Buffer Area (p2BA2d4 vs. p2BA4d8)



# #of occupied cell in local buffer (p2BA2d4 vs. p2BA4d8)



Increased BA  $\rightarrow$  buffer overflow inefficiencies average out



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008







## Buffer Overflow for BA2(p,d)



For a same depth per area ratio, bigger logic unit much more efficient

Note: for p3, intrinsic increased area too



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



## BK: SnAg & thinning

## • SnAg & thinning



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



## Thin chip with handle wafer

- 1. bump IC (SnAg)
- 2. bump protect by thick UV release tape
- 3. mechanical two-step backside grinding to 90  $\mu m$  (coarse/fine)
- 4. thinned wafer wax-bonded to thick handle wafer
- 5. remove thick tape (bump protection no longer needed)
- 6. dice bonded wafers (handle + thin wafer)
- 7. (take off handle chips by heating)
- 8. electrical testing of chips  $\rightarrow$  either thick or thin
- 9. flatten warp and bond to sensor (several secret methods !)

#### variant:

handle wafer  $\rightarrow$  handle chips mounted only after the electrical testing





## Test of bare module with $90\mu m$ thin IC





Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



### 1.3 Aufbau des Moduls



Bilder von IZM Berlin



Der Sensor wird über Bump-Bonds mit dem Auslesechip verbunden. Über Wire-Bonds werden die FE-Chips dann mit einem ModulControlChip verbunden.



#### 06.03.2008

Jan Allofs DPG-Tagung 2008 Freiburg

### 2.1 Bump Bonding Prozess

#### Vorbereiten der Bumps



Sputtern der Oberfläche (Ionenstrahldeposition)(Ti,W), galvanisches Aufbringen einer Cu-Schicht

Aufbringen von Photolack (spin coating), Strukturierung des Lacks



durch Galvanisieren wird SnAg an den nicht vom Photolack verdeckten Stellen aufgebracht



e)

06.03.2008

Entfernen des restlichen Photolacks durch ein Plasma. Entfernen der überstehenden Auflagefläche durch nasses Ätzen

#### Ätzen kurzze Erhitze

kurzzeitiges Erhitzen führt zum sog. Reflow





Flip-Chip-Prozess

Temperaturprofil erhitzt und die Komponenten unter leichter Kraftanwendung aneinander gefügt.

Zum Verbinden der beiden Teile, in diesem Fall









— AgSn

### 2.3 Methodik der Charakterisierung



als der rechte.



### 2.3 Methodik der Charakterisierung





### BK: new FE

### • New FE



Marlon Barbero, Uni Bonn - 1st Detector Workshop Helmholtz Alliance 03/04/2008



### Block design for next prototype



### Hit Processor: a new hit discrimination concept

- Use comparator to: •
  - Measure arrival time of all pulses
  - Measure charge
  - **<u>BUT NOT</u>** to timestamp hits (as done now)
- A hit  $\neq$  a pulse ٠
  - Use measured charge to find "big" pulses
    - Big pulses are less sensitive to noise => can work with lower threshold / higher noise
  - Use measured arrival time of big pulses to timestamp hits
    - Arrival time of big pulses has small time-walk => can accept lower analog performance.
  - No "big" pulse <=> no real hit
- See appendix for discussion and implementation options

BASIC HIT PROCESSOR CONCEPT





Marlon Barbero, Uni Bonn - 1st Detector Workshop Helmholtz Alliance 03/04/2008



#### **Analog readout electronics**



- 2-stage amplifier optimized for low power and fast rise time
- additional amplification Cc/Cf2
- decoupling from preamplifier DC shift caused by leackage -D
  - trimable feedback current & comparator threshold
- preamp with regulated cascode and tripple-well nmos input transistor





#### **LVDS Driver**





#### **LVDS Receiver**



siide 100 universitätbonn

06.03.2008



#### LVDS test chip & test setup



- A test chip submitted to
  UMC130nm
  July 2007
- two pairs of standalone receiver and transmitter
- One receiver in series with a transmitter. No need for CMOS signals going on/off chip
- Two type 0 cable adapter are available, to feed the output signal

of transmitter via a type 0 cable to a termination resistor.



slide 101



#### **Low Drop Out Regulator**



- LDO regulator for Vin=1.6V,Vout=1.5-1.2V minimum drop out voltage 100mV
- Iload=500mA
- Line Regulation:

$$\frac{\Delta V_{out}}{\Delta V_{in}} = \frac{g_{mpt}r_{opt}}{A\beta} = \frac{5mV}{100mV} = \frac{1}{20}$$

• Load Regulation:

$$\frac{\Delta Vout}{\Delta I_{load}} = \frac{r_{opt}}{1 + A\beta} = \frac{5mV}{150mA} = 33m\Omega$$

• Instead of using the ESR of the output capacitance

a zero is introduced by a special voltage controlled current cell.





Expressions

#### **Line & Load Regulation**

Expressions — vref="600m";GmXRds vref="675m";GmXRds — vref="750m";GmXRds - vref="600m";Rout - vref="675m";Rout — vref="750m";Rout 20.0-125.0 -1M 3(1.086x10<sup>-4</sup>, 18.69) M2(3.273x10<sup>-5</sup>, 1.065E5) 17.5 100.0 15.0-M2(.5999, 8.227) M4(9.206x10<sup>-5</sup>,16.07) 12.5 75.0 10.0-2 M5(9.377×10<sup>-5</sup>, 11.14) ନ୍ତି ୧ 50.0-7.5 M1(.5979, 2.154) 5.0-25.0 2.5-M1(1.057x10-6,6.278E3) MO(.5996, .1816) MO(.5977, .1119) -2.5 10-5 10-4 -25.0 10-6 10-3 10-2 10-1 100 10-5 10-4 10-3 10-1 10-2  $\frac{\Delta Vout}{\Delta I_{load}} = \frac{r_{opt}}{1 + A\beta} = \frac{5mV}{150mA} = 33m\Omega$ iload Ö  $\frac{\Delta V_{out}}{\Delta V_{in}} = \frac{g_{mpt}r_{opt}}{A\beta} = \frac{5mV}{100mV} = 0.05$ Worst Case:  $R_{opt}$ =100K at  $I_{load}$ =300uA  $g_{mpt}r_{opt}$  varies between 0.1 - 19 Region of Interest  $I_{load} > 1mA R_{opt} < 5 Ohm$ For worst case and with  $\beta = \frac{R_2}{R_1 + R_2} = \frac{1}{2}$  $\frac{\Delta Vout}{\Delta I_{load}} < 10m\Omega \quad \text{with} \quad A\beta = 500$  $A = \frac{19}{0.05 * 0.5} = 760$ Error amplifier with a DC gain of A = 60 dB meets the specs Slide 103 universitätbonn DPG Frühjahrstagung - Michael Karagounis 06.03.2008



### LDO error amplifier



- 2 stage error amplifier with fully-differential first stage combined with a common-mode feedforward biasing technique to have a rail-to-rail /class AB output stage and high gain at the same time.
- Conventional circuits would have transistors M4 & M5 gate-drain connected which reduces the output impedance and as a result less amplification at the first stage

- CMFF circuit: M7 & M6 sense common mode voltage. The currents of M7 & M6  $\,$ 

are summed and averaged in M8 & M9 and than used to bias M4 & M5 via the

transistors M10 & M11

Mohieldin, Silva-Martinez, A Fully Balanced Pseudo-Differential OTA with Common-Mode Feedforward and Inherent Common-Mode Feedback Detector, IEEE JSSC, April 2003



DPG Frühjahrstagung - Michael Karagounis



### Zero Cell for stability

- stability is achieved by pole/zero cancellation. The zero is introduced by a frequency dependent voltage controlled current source.
- A frequency dependent current is flowing through the capacitor
  - at the source of M13 which is mirrored to the output.

AC Response



Chava, Silva-Martinez, A Frequency Compensation Scheme for LDO Voltage Regulators, IEEE Transactions on Circuits and Systems, June 2004





#### 06.03.2008

#### DPG Frühjahrstagung - Michael Karagounis



### BK: sensor

### • Sensor



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



### BK: sensor

## • Planar Sensor



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008 108


### Low collected charge

Scenario: current sensor, r=9cm, SLHC luminosity

- Current FE threshold: 4000 electrons
- Could the threshold be reduced to 2000 electrons?



ATLAS Upgrade



### **Planar Silicon Activities**

- planar silicon sensors are reliable, comparatively cheap and radiation hard to beyond 10<sup>15</sup> n<sub>eq</sub>/cm<sup>2</sup>
- an R&D collaboration is forming, proposal currently being circulated
- the proposal focuses on
  - performance evaluation of planar sensors up to 10<sup>16</sup> n<sub>e0</sub>/cm<sup>2</sup>
  - significant cost reduction to instrument also larger radii
  - edge reduction ("slim/active edges") to avoid shingling on staves
  - threshold reduction to below 2000 electrons
- German participation:
  - HU Berlin/DESY
  - University of Bonn
  - TU Dortmund
  - Munich (MPP and MPI semiconductor laboratory)



### The PlanarPixelProposal

- A proposal for R&D on planar pixel sensors for the ATLAS upgrade is currently being circulated
- Aim of this proposal is to form an R&D collaboration focussing on pixel sensors of planar silicon technology
- Specifically, research is proposed on
  - choice of bulk material: n-type vs. p-type
  - improvement of radiation hardness (reduction of trapping) for planar sensors at above 10<sup>15</sup> n<sub>eq</sub>/cm<sup>2</sup>
  - significant cost reduction to be able to afford an increase of the instrumented area by one order of magnitude
  - edge slimming to enable staves without shingling
  - MC studies to determine the optimum pixel geometry
  - Iowering the FE's threshold

### R&D in Dortmund: Radiation Hardness

- sensors must yield hits up to several 10<sup>15</sup> n<sub>eq</sub>/cm<sup>2</sup>
- in this regime, deteriorated CCE due to trapping is the main concern
- Dortmund has started efforts to
  - explore the behaviour of planar sensors up to 10<sup>16</sup> n<sub>eq</sub>/cm<sup>2</sup>
  - determine the fluence limits of the current sensor/FE-I3 detector
  - evaluate methods to reduce the trapping and improve the CCE at very high fluences





Fakultät Physik Lehrstuhl für Experimentelle Physik 4

### R&D in Dortmund: Edge Slimming

- Shingling of modules is used to avoid gaps of the hermeticity
- Shingling deteriorates the thermal performance and adds extra cost
- Stave designers strongly prefer one-sided stave concepts without shingling which requries very slim edges (< 200 µm)</li>
- The current edge width (≈ 1500µm) is dominated by guard rings and a safety margin due to crystal defects inflicted by the dicing saw
- R&D areas in Dortmund:
  - evaluation of alternative dicing methods (e.g. laser-cutting)
  - study on the necessary number and width of guard rings
  - CCE of pixels face-to-face of the guard rings at the sensor's edge sawn





HGURE 2: Edge of a silicon wafer with a thickness of 300 µm cut with a high average power picosecond laser of the TruMicro Series 5000. No chipping and heat affected zone can be letected.

### BK: sensor

## • Sensor-Diamond



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008





#### **Motivation for Diamond**



#### Advantages:

- High displacement threshold
- Low dielectric constant
  - Low capacitance
- High bandgap
  - Low leakage current
  - No need for p/n
- Room temperature operation
- Low readout noise
- High mobility/breakdown voltage
  - Fast signal collection
- High thermal conductance

#### Disadvantages:

- Less e-h pairs than silicon
  - e/h pairs per X<sub>0</sub> one half of silicon
- Polycrystalline material
  - Charge trapping
  - Minor inhomogenities in signal collection







- Diamond sensor courtesy of RD42, H. Kagan, Ohio
- Material with high charge collection is essential for sensor application.
- Charge collection distance: Distance a hole and an electron move apart before being trapped.
- Collection distance of this wafer: 200µm (edge) to 310µm (center)





#### **Diamond Pixel Module**



- Sensor:
  - Active area of 61x16.5mm<sup>2</sup>
  - Thickness 800µm
  - Pixel size 400(600)x50µm<sup>2</sup>
  - Total of 46k pixels
  - First sensor of this size
- Readout by 16 ATLAS FE-I3:
  - ATLAS pixel production chip









Dienstagsseminar Aachen



#### **Diamond Module in Testbeam**





#### 

#### CERN

- 180GeV pions
- Only a few hours run during the last days of the CERN testbeam period in 2004
- No telescope information

#### DESY

- 4-6GeV electrons
- Illuminated region given by triggering scintillator
- First one end of 2004
- Second one last week



# Single Crystal CVD Diamond ΔR universität**bonn** 50 10

- pure monocrystalline material
- no grain boundaries, no charge trapping or pumping effects
- commercially available in sizes of about 1cm<sup>2</sup> (10mm×10mm)





- first tested as pad detector, spectroscopic grade properties
- Charge Collection Distance: Collected charge expressed in terms of expected charge of a detector of given thickness D; ccd = Q<sub>meas</sub>/Q<sub>created</sub>\*D
- full charge collection at fields lower than 0.1V/µm
- no pumping effects observed

### LAB Single Crystal Diamond Pixel Device



- hybrid detector: diamond sensor bump bonded using a standard wafer process (IZM) to the ATLASpixel readout chip (FE-I3)
- processing steps needed from raw diamond to fully working detector doable at short timescale (weeks)
- 2880 pixels of 50x400µm<sup>2</sup> size, ~400 not covered because of sensor geometry
- threshold of ~1700e at a noise of ~130e. Noise comparable to the noise of the bare electronics chip, not influenced by sensor





#### Testbeam





- In 100GeV pion testbeam in October 2006
- eight noisy and twelve bad channels caused by electronics, one by metalization
- shape of detector and triggerscintillator visible





- full charge collection down to electric fields as low as 0.25V/µm
- charge carrier drift velocity and therefore cluster size adjustable by electric field



-0.015

-0.02<u>5</u>0.2

-0.15

-0.1

-0.05

#### Fraction of signal in seed

0.05

-0

1.5

1

0.2

0.15

0.1





• efficiency higher than 99.9% for most pixels, not finalized

Bundesministeriu für Biklung und Forschung



#### Conclusion



- Single crystal diamond is available
  - sizes of 1cm<sup>2</sup>
  - full charge collection already at 0.2V/µm
  - no pumping and trapping effects observed
- Successful hybridisation of a scCVD diamond pixel detector
- Successfully operated in testbeam
  - efficiency of 99.9%



### BK: sensor

## • Sensor-3D



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



#### Advantages of 3D detectors





#### Advantages

- Direction of charge collection (s) is decoupled from direction of charge generation (d)
- Lower depletion voltage
- Edge usable as electrode. Sensor active up to it's physical dimensions

#### Disadvantages

- Electrode structure induces material inhomogeneities
- Increased capacity



DPG Frühjahrstagung 2008, T56-4



- Design adapted to ATLAS-pixel pattern
- Different electrode configurations implemented (2,3 or 4 electrodes per pixel)
- Hybrid detector: 3D-sensor bump bonded using standard wafer process (IZM) to the ATLAS-pixel readout chip (FE-I3)
- 2880 pixels, pixelsize 50x400µm<sup>2</sup> (edge pixels 50x500µm<sup>2</sup> with active edge)
- Zero supressed digital readout with a threshold of 3000e.
- Analog information via time over threshold (TOT)





### **Testbeam Setup**



- CERN 100GeV pion beam
- Triggering scintillators
  - front and back
- BAT Telescope
  - 50µm strip telescope
  - tracking resolution of ~5-7µm
- Focus for this talk on 3D-3E
  - Threshold 3000e
  - Bias scan (5V,10V,15V,25V)
  - Angular scan (0°, 15°)





DPG Frühjahrstagung 2008, T56-4



- Telescope resolution of ~6µm (in y-direction better, in x-direction a bit worse)
- Binning needed because of statistics
- Precision is limited by resolution of telescope and by statistics
- Effective resolution of ~8µm





- Measured position efficiency (spot efficiency × telescope resolution/binning)
- Efficiency in bin depends on folding effect
- Area integrated efficiency: 96.2%±0.1%
- Assuming 0% electrode efficiency this would correspond to a diameter of 13µm
- Etched electrode diameter 17µm





- Low voltage operation; cluster signal saturation expected at ~8V
- MPV 43TOT (14000e), Mean 55TOT (18000e), Threshold 0TOT (3000e)
- Tail on the left are real events, not noise!

Bundesministeric für Bildung und Forschung



Loss in charge collection at electrode position

Bundesministee für Bildung und Forschung





#### Conclusion



- First fully working ATLAS-compatible 3D devices operated in testbeam
- Efficiency of 96.2% at normal incidence in agreement with electrode structure, but dependent on used threshold
- Efficiency of 99.9% for angular mounting of 15° with "no" dependence on threshold



## **BK: Mechanics**

## • BACK UP: Mechanics



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008



## Mechanics

• Study of a new stave concept



cover

- The proposed stave structure is made out of three basic components:
  - an accordian-shaped "base" made of carbon fiber composite materials
  - "cooling pipes" made of carbon
  - "cover" made of carbon foam



## Realization

- Cover made from POCO foam:
  - Density: 0.4923 g/cm<sup>3</sup>
  - Thermal conductivity:
    - 145 W/mK out of the plane ( $k_x$ )
    - 45 W/mK in the plane (k<sub>y</sub>, k<sub>z</sub>)
- Prototype carbon pipe:
  - A braided hose with 8 fibers 3K roving was used for the first prototype => pipe with Ø=3.0mm and thickness 250µm
- Double  $\Omega$  base:
  - Pressed carbon sheet using a special tool







## **Status Mechanics**

- Long pipes (750mm) under production 80mm prototype available and under investigation
  - Check leak tightness
  - Perform Overpressure tests
  - Optimize production procedure
- Investigate a "long" stave containing two pipes, the carbon base, and the poco foam cover
  - Heat conductivity tests
  - Stability

— ..





### **BK: TSV MPI**

## • TSV MPI



Marlon Barbero, Uni Bonn - 1<sup>st</sup> Detector Workshop Helmholtz Alliance 03/04/2008





H.-G. Moser Semiconductor Laboratory MPI for Physics, Munich

### **Thinning Technology**



Sensor wafer: high resistivity d=150mm FZ wafer.

Bonded on low resistivity "handle" wafer".(almost) any thickness possible

Thin (50  $\mu m$ ) silicon successfully produced at MPI.

- MOS structures - diodes

-No deterioration of detector properties, keep I<sub>leak</sub> <100pA/cm<sup>2</sup>

properties, keep I<sub>leak</sub> <100pA/cm<sup>2</sup>



H.-G. Moser Semiconductor Laboratory MPI for Physics, Munich



**Measurements (V<sub>dep</sub>, CCE)** 

Fretwurst et al. NIM A 552 (2005): After short term annealing:

 $V_{dep} < 100V \text{ at } 10^{16} \text{ 1/cm}^2.$ 

However, detectors need to be kept cold (reverse annealing!).

Leakage currents:  $\alpha$ (80°C, 8min) = 2.4 x 10<sup>-17</sup> A/cm.

CCE ~ 66% @ 10<sup>16</sup> p/cm<sup>2</sup> (extrapolated).

Similar to results from epimaterial (G.Kramberger):

3200e (62% average), 2400e (60% most prob).



H.-G. Moser Semiconductor Laboratory MPI for Physics, Munich

### Status: Wafer Layout (6" SOI)



Pixels follow ATLAS layout:, 160 x 18 pixel 50 x 400  $\mu$ m<sup>2</sup> for FEI3 chip 10 x 10 pixel arrays with smaller pith (50x200, 100, 50) for special simple readout chip Ministrips to be read by ALTAS SCT128 chip Diodes


# **Layout of Microstrips**

### SOI & EPI: 4 copies/wafer

H.-G. Moser Semiconductor Laboratory MPI for Physics, Munich

Strip pitch (μm)	n+ implantation width (μm)	p-spray moderation width (µm)
50	30	10
50	30	No
80	30	10
80	30	no



SOI: 3 copies/wafer

Stri pito (µn	ip ch n)	n+ implantation width (μm)	p-spray moderation width (μm)
50		24	10
50		30	6
50		36	6
80		20	No
80		20	24
80		30	24

DC coupled

Punch through biasing for testing

96 strips (80  $\mu m$  pitch)

L=7.5 mm





H.-G. Moser Semiconductor Laboratory MPI for Physics, Munich

# **Layout of Test Diodes**

16 Frames for diodes and simple structures

4 identical frames for "Ljubljana style" structures (with for variants each) 12 frames for "Hamburg style" diodes (propose 4 identical copies/wafer)







## **Simulations**

Simulation of electrical fields due to p-spray (M. Beimforte)

high fields at edges of n-implant Depending on p-spray dose

p-substrate most critical before irradiation! -> chose two different p-spray doses



H.-G. Moser Semiconductor Laboratory MPI for Physics, Munich



# **IZM SLID Process, ICV**

Metallization SLID (Solid Liquid Interdiffusion)



Alternative to bump bonding (less process steps "low cost" (IZM)).
Small pitch possible (< 20 μm, depending on pick & place precision).</li>
Stacking possible (next bonding process does not affect previous bond).
Wafer to wafer and chip to wafer possible.



#### **ICV** = Inter Chip Vias

Hole etching and chip thinning
Via formation with W-plugs.
Face to face or die up connections.
2.5 Ohm/per via (including SLID).