



AGH UNIVERSITY OF SCIENCE  
AND TECHNOLOGY



# Readout electronics for LumiCal detector

## Present status and new developments

**Krzysztof Świentek** AGH-UST  
on behalf of FCAL Collaboration

Faculty of Physics and Applied Computer Science  
AGH University of Science and Technology

ECFA Detector Panel Meeting 10 June 2013, DESY in Hamburg, Germany


## Agenda

- Present readout system for LumiCal and BeamCal detectors
  - Front-end electronics
  - 10b multichannel ADC
  - Detector module
- New ASIC developments for BeamCal
- New ASIC developments for LumiCal
- Conclusions

## Agenda

- **Present readout system for LumiCal and BeamCal detectors**
  - Front-end electronics
  - 10b multichannel ADC
  - Detector module
- New ASIC developments for BeamCal
- New ASIC developments for LumiCal
- Conclusions

# LumiCal (BeamCal) detector readout chain






## Components of LumiCal detector readout (used also for BeamCal):

- 8 channel front-end ASIC with preamp & CR-RC shaper  $T_{\text{peak}} \sim 60\text{ns}$ ,  $\sim 9\text{mW}$  (AMS 0.35 $\mu\text{m}$ )
- 8 channel pipeline ADC ASIC,  $T_{\text{smp}} \leq 25\text{MS/s}$ ,  $\sim 1.2\text{mW/MHz}$  (AMS 0.35 $\mu\text{m}$ )
- FPGA based data concentrator and further readout



# Front-end Electronics in AMS 0.35um

## Existing prototypes:


- 8 channels in AMS 0.35um
- $C_{det} \approx 0 \div 100\text{pF}$  (in new specs:  $C_{det} < 50\text{pF}$ )
- 1st order shaper ( $T_{peak} \approx 60\text{ ns}$ )
- Variable gain:
  - calibration mode – MIP sensitivity ( $\sim 4\text{fC}$ )
  - physics mode - input charge up to  $10\text{ pC}$
- Prototypes fabricated and tested
  - power consumption  $8.9\text{ mW/channel}$
  - crosstalk  $< 1\%$



# Front-end ASIC measurement results





- Maximum event rate about 3 MHz
- In physics mode the ENC is about 0.6 fC and in calibration  $\sim 0.2$  fC
- Linear range up to  $\sim 25$  fC (calibration) and  $\sim 10$  pC (physics)




# Multichannel digitizer in AMS 0.35um architecture

- 8 channels of 10-bit pipeline fully differential ADC
- Technology AMS 0.35um
- Layout with 200um ADC pitch
- Multimode digital multiplexer/serializer:
  - Full serialization mode: one data link per all channels
  - Partial serialization mode: one data link per channel
  - Test mode: single channel output
- High speed LVDS interface ( $\sim 1\text{GHz}$ )
- Power pulsing
- Low power DACs for internal settings
- BandGap reference source
- Temperature sensor



2.6mm x 3.2mm

# Pipeline ADC architecture



- 9 almost identical stages – capacitance scaling
- Stage – 1.5 bit architecture with digital correction – comparator requirements relaxed
- Bootstrapped S/H switches




- **Full serialization:** one data link per all channels

- up to  $\sim 250$  MHz readout
- up to  $\sim 3$  Msps

- up to  $\sim 250$  MHz readout
- up to  $\sim 25$  Msps


- **Test:** single channel output
  - up to ~50 Msps



# Multichannel ADC - Static measurements


Transfer curves for 8 ADC channels (left)

- Good uniformity of offset and gain





INL and DNL measured for ASIC at 25MS/s:

- INL < 0.7 LSB
- DNL < 0.6 LSB




# Multichannel ADC - Dynamic measurements



- Dynamic parameters vs sampling frequency (top) and vs input frequency (bottom)
- SINAD  $\sim 60$  dB corresponding to ENOB  $\sim 9.7$  bits for sampling rates below 35 MS/s
- In test mode ADC works up to  $\sim 50$  MS/s but in multichannel system two practical configurations are:
  - serialization/channel up to  $\sim 25$  MS/s
  - serialization/chip up to  $\sim 3$  MS/s

# 32 channels readout module


## Final readout based on AMS 0.35um ASICs



Data concentrator  
Xilinx Spartan 3E


- 32 channels fully equipped channels (Front-end +ADC)
- ADC sampling rate is up to 20 MS/s (6.4 Gbps)
- Extended trigger mechanism
  - External CMOS / LVDS
  - Self triggering on ADC values
  - Software
- Data can be transferred using USB
- ADC Clock source
  - Internal (asynchronous with beam operation)
  - External (beam clock usec for synchronization) ILC mode

4 pairs of front-end+ADC ASICs



sensor  
connector

# LumiCal detector readout module (ASICs in AMS 0.35um)




4 pairs of Front-end + ADC

- LumiCal detector module with 32 fully equipped channels (Front-end +ADC ASICs) plus FPGA data concentrator is regularly used during testbeams
- Good performance of detector module verified on 2 testbeams in 2011
- Power pulsing: 1ms ON then 199ms OFF – ASICs Power ON/OFF >30
- Using deconvolution, tests for CLIC are performed with asynchronous readout


Sensor (IFJ PAN)



# Readout module is used for BeamCal and LumiCal detectors



LumiCal in  
testbeam 2011




## Agenda

- Present readout system for LumiCal and BeamCal detectors
  - Front-end electronics
  - 10b multichannel ADC
  - Detector module
- **New ASIC developments for BeamCal**
- New ASIC developments for LumiCal
- Conclusions

# Noise analysis and optimization in front-end

Angel Abusleme


- Aims to understand and test how different weights in multiple sampling affects signal-to-noise ratio
- and therefore, how to optimize the weights
- Switched capacitor implementation is being designed






# BeamCal SAR ADC architecture

Angel Abusleme





- ADC uses systematic process mismatch (radial gradients in array) to correct nonlinearity
- Test structures already produced



# SAR ADC linearity correction

Angel Abusleme


- Recently tested in a 180 nm process
- INL can be shaped to correct nonlinearity of signal path




## Agenda

- Present readout system for LumiCal and BeamCal detectors
  - Front-end electronics
  - 10b multichannel ADC
  - Detector module
- New ASIC developments for BeamCal
- **New ASIC developments for LumiCal**
- Conclusions

# Front-end: Preamplifier & Shaper



IBM 130 nm



## Design specs:

- 8 channels
- $C_{det} \approx 5 \div 50 \text{ pF}$
- 1st order shaper ( $T_{peak} \approx 50 \text{ ns}$ )
- Variable gain:
  - calibration mode - MIP sensitivity
  - physics mode - input charge up to  $\sim 6 \text{ pC}$
- Power pulsing implemented
- Simulated power consumption  $\sim 1.5 \text{ mW/channel}$




# Design of 10-bit SAR ADC

## Designs of 10-bit ADC


- Architecture: SAR ADC with segmented/split DAC
- Sampling frequency up to  $\sim 50$  MS/s
- Power consumption scales with sampling frequency
- Asynchronous SAR logic – no fast clock

*SAR channel 600 $\mu$ m x 146 $\mu$ m*




**IBM 130 nm**

- 1-2 mW at 40 MS/s
- 146 $\mu$ m pitch
- Fabricated in 2012 (2 prototypes)



# Layout of 8 channel 10-bit SAR ADC

IBM 130 nm




2200um x 2000um

## ASIC comprising


- 8 channels of 10-bit SAR ADC
- PLL for data serialization
  - Systematic tests are just starting
  - PLL output clock signal was observed with scope
- High speed SLVS interface
  - No dedicated tests of SLVS interface done yet
  - PLL differential outputs it was verified that SLVS driver operates at least up to 700 MHz.

***Design submitted  
and fabricated in  
2012***




# 10-bit SAR ADC - Static measurements

Transfer function






INL/DNL measurements



- ADC works in the whole input signal range
- There are some codes with worse linearity (under investigation...)

# 10-bit SAR ADC - Dynamic measurements



- ENOB of  $\geq 9.2$  was measured up to Nyquist frequency after improving test setup – more improvement needed?




## Summary and Plans

- Presently FCAL uses in test-beams the readout modules based on developed at AGH-UST ASICs in CMOS AMS 0.35 $\mu$ m
- Development of new ASICs for BeamCal readout in 180 nm in progress – next front-end submission planned at the end of 2013
- Development of new ASICs for LumiCal readout in IBM 130 nm in progress:
  - First prototype of front-end electronics submitted and should be available in June 2013
  - First prototypes of 10-bit SAR ADC, PLL, SLVS already produced and presently under test:
    - 10-bit SAR ADC: first results show its functionality, the effective resolution slightly less than simulated - quantitative measurements in progress..
    - PLL tests just started...
    - SLVS interface works well
  - Depending on test progress and results we plan next submission at the turn of 2013/2014

# Backup slides


# Developments in AMS CMOS 0.35 $\mu$ m Power consumption in pipeline ADC



- Power scales linearly in frequency range 3 kHz – 10 MHz:
  - ADC (core) – **0.8 mW/channel/MHz**
  - serializer in partial serialization mode – **0.35 mW/channel/MHz**
  - serializer in full serialization mode – **0.85 mW/channel/MHz**

# Developments in IBM CMOS 130nm **SAR ADC: General features & design considerations**



- Power and area-efficient architecture
  - the same circuitry is used N-times (for N-bit ADC) to approximate the input voltage
- Only one comparator, two DACs and SAR logic needed – fits well to modern digital CMOS
- Limited sampling rates - but with modern CMOS technology ( $\sim 100\text{nm}$ ) up to  $\sim 100\text{MSps}$  10-bit ADCs were reported
  - next conversion cannot be started before completion of previous one
  - sampling time adds to conversion time (not like in pipeline)



- Comparator – the only analog block
- DAC network serves as sampling capacitance
- Simple digital logic
- Fully differential implementation increases the resistance to disturbances

# Preliminary measurements

## 10-bit SAR ADC - Dynamic measurements – different channels




- Results for different channels (only one channel ON during measurements) are similar
- It was suspected that ENOB decrease with  $f_{in}$  is partially/mainly due to setup

# Preliminary measurements



## 10-bit SAR ADC - Power consumption vs sampling frequency

- Power measured for 8 ADC channels
- At 40MS/s power consumption is about 1 mW per channel – in agreement with simulations



# Developments in IBM CMOS 130nm

## Design of PLL for data serialization



300 x 300 um


### Design specs:

- Architecture: type II PLL with 2<sup>nd</sup> order filter
- Scalable frequency & power
- Automatically switched VCO freq. range
- VCO frequency range 8MHz – 3GHz,
- VCO frequency division by 6, 8, 10 or 16
- Power consumption <2mW at 3GHz
- ***Submitted and fabricated in 2012, the tests have just started...***


# Preliminary measurements

## PLL – Transfer function, power consumption

PLL transfer function – CLK out vs CLK in



Power consumption measurements



- PLL measurements have just started (~ 2 days) and are in progress...
- PLL output CLK in frequency range 15MHz-1.2GHz already observed
- There are some gaps between frequency ranges...
- Automatic mode detection looks promising
- SLVS driver works at least up to 1.2 GHz (used for PLL output)




# Developments in IBM CMOS 130nm


## Single Ended-to-Differential converter

Single Ended to Differential converter  
(in front-end ASIC)

- Dynamic input range  $\sim 600$  mV
- Differential output range  $\sim 1.2$  V
- Maximum frequency  $\sim 50$  MHz




**Design submitted February 2013**



# Old BeamCal readout ASIC

Angel Abusleme



- technology TSMC 0.18  $\mu\text{m}$
- 32 channels
- memory: 2820 words (10 bits + parity) per channel
- analog addition of 32 channels for fast feedback

## Pair monitor

- First readout ASIC
  - CMOS process: **0.25  $\mu\text{m}$  TSMC**
  - Chip size : 4 x 4 mm<sup>2</sup>, **6 x 6** pixels (36)
  - Test setup based on KEK-VME 6U module was prepared
  - Sensor needs to be bound bonded
- Silicon On Insulator (SOI) technology – first readout prototype
  - The sensor and readout electronics are integrated in the SOI substrate. (monolithic)
  - **SOI 0.2  $\mu\text{m}$  CMOS** process
  - Chip size : 2.5 x 2.5 mm<sup>2</sup>, **3 x 3** pixels (9) (only readout)
  - The noise level (260 e<sup>-</sup>+130 e<sup>-</sup>/pF) is much smaller than typical signal level (20000 e<sup>-</sup>)
  - All the ASIC components work correctly.

