The 2nd Prototype of the SVD FTB Recent Status and Plans

for
SVD Electronics session on Tuesday
at
4th Belle II PXD/SVD Workshop
and
14th International Workshop on DEPFET Detectors and Applications
in DESY Hamburg, Germany
21-23 October 2013

- Status of Hardware
- II. Plans and final production
- III. Status of Firmware
- IV. Firmware
- V. DESY Test
- VI. Schedule
- VII. Summary

I. Status of Hardware

PCB Design version2

After many tests performed by Katsuro (thank you a lot for your effort) conclusions are as follow:

- PCB design is correct and may be send to final production
- No difference between FR4 and FR408 -> FR4 will be used for final production

from SVD meeting minutes by Koji Hara:

- FTB test (Katsuro) PRBS-7 tests finished without error for 8 days at 3.175Gbps.



result

- •3.175 Gbps PRBS-7 data check
- -no error is observed for 8-days running
- -corresponding to error-less operation of the whole FTB system (48 FTBs) for 3.3hours
- –and also corresponding to error-less physics data for 11-days
- •assuming 256word event size and 30kHz trigger rate.

II. Plans and final production


List of changes

- one LED diode per OptoLink should be added on Front Panel. The best location is on bottom side of PCB. Under investigation.
- Two RJ-45 changed to different type with LEDs in front not decided yet.
- Final PCB design finished to the end of 2013
- Even though the tests have been passed successfully we will wait for DESY tests results before we send the PCB to final production. Initial discussions have been held with the company.
- Most components are bought. The rest will be bought in December and beginning of January.

III. Status of Firmware

Main part of firmware is ready and works well.

Nb	Description	made by	responsible
1.	PCB design and Main Firmware	wacek	wacek
2.	Interface between FTB core and B2Link core	Katsuro	Katsuro
3.	Interface between FTB core and PXD core	Michael	Michael
4.	Interface between FTB core and TTD core	Nakao	Katsuro?



IV. Firmware

What has to be done:

- 1. Final version of the Interface to Registers wacek, Katsuro. Temporary version is made by Katsuro
- 2. Interface for external (on board) Serial PROM which keeps content of some Mandatory Registers wacek (in progress)
- 3. After suggestion by Nakao san:
- 'FTB CRC' is included in output Event from FTB. Should be changed to 'FADC CRC' wacek (in near future)
- 4. In configuration as follows: FADC FTB DATCON but without B2Link final FIFO is not readout and transmission is blocked. Simple circuit to empty the final FIFO should be add wacek (in near future)
- 5. Implementation of the new Belle2link and trigger/timing interface Katsuro

V. DESY Test

- 1. Format of FTB Event
- 2. Equipment has to be taken to DESY

V. DESY Test - 1. Format of FTB Event

Nakao san wrote (06 Jul 2013):

In my understanding the conclusion of the May/31 meeting is

- B2L does/should not care what is in FEE
- B2L adds two word header in addition to one word trailer
- Two word header info will be available from B2TT core in FEE
- HSLB adds two more word header and one word trailer

So, after adding the HSLB header and footer, it should be like this:

V. DESY Test - 1. Format of FTB Event (cont.)

bit	HSLB B: Header Hea		2L ıder	FTB Header		FADC Main Header	Input Header	leader DATA		FTB Trailer	B2L Trailer	HSLB Trailer		
31 30 29	Ŧ				F		1 1 0	0	0	1 1 1	F		F	
28 27 26 25 24	F	unt	TT-tag	a	F	FTB Event Number	ATA	FADC Channel Header DATA	DATA	FADC Trailer	F	TT-tag-copy	F	
23 22 21 20	Α	Event Count	Ė		Α		ader D				5 TI-tag	TT-tag	5	
19 18 17 16	Α	B Eve		TT-stime	Α	Even	FADC Main Header DATA				5		5	
15 14 13 12		HSLB	HS		1	0	H	DC Ma	unnel F	FADC DATA		ıt	u	m
11 10 9 8	rved			time		0		FA	C Cha	ш	FTB Flags Field	FTB CRC16 out	B2L checksum	checksum
7 6 5 4	Reserved	TTRX-tag	TT-utime		0	Field	Event	FAC		TB Fla	B CR	2L che	HSLB ch	
3 2 1 0		TTR		TT-type	0	Errors Field	FADC Event Number				Ŀ	8	¥	




- 1. FFAA and FF55 as Magic Numbers are used by HSLB and FTB is it correct?
- 2. Who is the right person to decide about format of FTB Header and Trailer?

V. DESY Test

- 2. Equipment has to be taken to DESY
- Two FTB modules. There are: two at KEK one at CERN to middle of the December one at HEPHY partially tested during June migration test one at Bonn useless for DESY tests. Suggestion to use two modules from KEK. They were tested. Four Opto Drivers.
- Two for B2Link and two for DATCON (the same type?) For B2Link should be taken from KEK. For DATCON should be taken from Bonn
- Fiber optical patch cords LC/LC

IV. Schedule

Production of 55 modules of the FTB module ver2.



VII. Summary

- 1. Layout of the PCB are ready for mass production.
- 2. Decision about mass production will be taken after DESY test
- 3. Before DESY test decide the final format of header and trailer
- 4. All 55 modules should be ready to long term tests in May 2014

Backup Slides

main goals of FTB cont...

bit	FADC Trailer	FADC DATA	Channel Header	FADC Main Header		FTB Trailer	FADC Trailer	FADC DATA	Input Header	FADC Main Header	ГТВ Н	eader	Length of a	Max Event																	
31	1	0	1	1			1	0	1	1			FTB HD	2																	
30	1		0	1	F	1		0	1	F	FADC MHD	1																			
29	1								0		•	1			0		•	IH ch1	1 (4.00,00,00												
28	0						0						TrDa ch1 IH ch2	(128/2)*6																	
27										_			TrDa ch2	(128/2)*6																	
26	<u>_</u>			ַ≺		F	<u>_</u>			ַיַּאַ	<u> </u>	F	I I Da CIIZ	(120/2) 6																	
20	<u>-</u>						Trailer			l e		 IH ch47	1	<u> </u>																	
23	Trailer		⋖	DATA			जु		I∢I	~	본		TrDa ch47	(128/2)*6	- o																
22	≟						I⊢⊨		⊢	-	≒		IH ch48	1	3940																
26 25 24 23 22 21			DATA	<u>=</u>		5		FADC .	DATA	<u> </u>	١ź	A	TrDa ch48	(128/2)*6	<u> </u>																
20	ADC			DE I			8			ᄝ	 		FADC Trailer																		
19	₹		er	ĕ			l ₹		Channel Header	FADC Main Header DATA	Event Number		FTB TR	1																	
20 19 18	H H	2	ğ	I		5	LL LL				>	Α	total:	total: 18485																	
17		⋖	9	_	Main Header	_	_		3		 	ea			_																
16		DATA	Header	ai	>				ΙĬ	bits of Errors Fi																					
15					Channel	Channel	Shannel I	Channel	Channel		Σ					=	ĮΣ	FTB	-	7 6 5 4 3 2 1 0											
14	as I	ŏ		Shanne										FADC	$\overline{\alpha}$	╙	<u>ш</u> о			= B = C											
14 13 12	code	FADC								hanı	hanı	ŏ			<				_		A = B != C										
11	9											;ha	;ha	Cha	Cha	Cha	Cha	Sha	Sha	ŭ	₹	FADC	out	ᅙ	ш	ପୂ	l ₹				A = C != B B = C != A
10	0																			L	- 0	Field		<u>†</u>	ш				4		
9	C16				CRC16	9	正		- 1 !!	, l		0	<u> </u>																		
8	lù					1 5	၂ တ						A -> TTD Event Number																		
7	CR		FADC	t		ĕ	Flags		4	-			B -> FADC Event Number fro	m																	
6			F,	<u>F</u> _		ပ	III		FADC	Event Iber	프	0	C -> FTB Event Number																		
5	၂ ပ			ž e		1	FTB			Ve	<u>.</u> e	U																			
4	FADC			ᄪᇶ		E E				쁘 욛	L LL			bits of FTB Flags Field																	
3	≮			얼틸		14				I 및 톡	🖺		31 30 29 28 27 26 25 24 23	TT T TO 10	18 17 16																
2	"		FADC Event Number PADC	0 0 0 0 0 0 0 0 0	0 0	밀																									
1				Į,						122	Ш	.		ᆜᆜᇦᆝᇃᆝᇃᆝ	遺니다																
0				_						_			<u> </u>	i e li c																	
LIBE		-											Flag	s are CRC error	uble Head Time Out ent Too Lo																
HDR	0	0	0	1		0	0	0	0	0	0	1	activ	e High 뜻 쨺	Double Header Time Out Event Too Long																
TLR	1	0	0	0		1	0	0	0	0	0	0		+	ŭ ŭ																
DEN	1	1	1	1		1	1	1	1	1	1	1																			