

PXD TB Status


C. Marinas for the DEPFET Collaboration





Introduction

- VXD common test beam in January 2014 (4 weeks)
- Small sector of the close to final prototype detectors and ASICs
2 PXD half ladders + 4 SVD single module layers
- Complete VXD readout chain: HLT, monitoring, event building, PocketDAQ
- CO₂ cooling, slow control, environmental sensors
- Illumination with (up to) 6 GeV e⁻ under solenoid magnetic field (PCMAG)
- Alignment, tracking algorithms, ROI

■ Goal: System integration test



Long PXD6 – TB Devices Under Test



Sensor Description

- **I06**

Belle II Standard Design

50x75 μm^2

768 drain lines (256x3 DCD/DHP)

160 gate/clear lines (5 Switcher)

- **J00**

Capacitive Coupled ClearGate


50x75 μm^2

768 drain lines (256x3 DCD/DHP)


120 gate/clear lines (4 Switcher)

- **ASICs**

DCDBv2, DHP0.2, SwitcherB1.8G (in non gated mode)




From this...



... to this

+ all the DAQ, SlowControl, Cooling, PS, ...



Belle II standard pixel cell design


Close to final versions of ASICs

640x192 pixels matrix

50x75 μm^2 pitch


**Final flip
chip
process**

PXD6 on Hybrid6



Damaged Detector

- Differential to single ended converter chip has been operated at 3.3 V
- The Switcher technology is designed to be operated at 1.8 V
- Protection diodes were activated
- Switchers did not show any power consumption (current flow)
- ASICs were powered through the JTAG bus/pins
- Switchers has been damaged → need to be replaced




Rework at Finetech

Switchers being replaced

Expected end of this week

EMCM with PXD6 and
Hybrid 5.0 as back up


Sensor Deformation



CTE mismatch PCB-Silicon



- No cooling (room T)

Laser Setup PXD6-J00




Temperature stable
at 20 °C

Pedestals and Signal



No optimization performed




Pedestal distribution (two frames)
(64x480 pixels)

Schedule


14. Okt 13	42		CMS TrkPh2-J							nounced
21. Okt 13	43		CLICpix	---	---	CALICE AHCAL	LorAngle	---	---	
28. Okt 13	44	no beam 2/11/2013	CMS FPIX	---	---	GSI-DIRC	LorAngle	---	---	
04. Nov 13	45		CMS Pix	---	---	GSI-DIRC	LorAngle	---	---	
11. Nov 13	46		ALICE ITS	---	APIX PPS	---		---	---	
18. Nov 13	47		CMS TrkPh2-E		APIX PPS					
25. Nov 13	48		CMS TrkPh2	---	APIX PPS	---	Belle-II Installation			
02. Dez 13	49		CLICpix	---	APIX PPS	---				
09. Dez 13	50		SiPM	---	---	CALICE AHCAL				
16. Dez 13	51	End of beam 19/12/2013 0800	---	---	---	---				
23. Dez 13	52									
2014										
6-Jan-14			FCAL	---	---	CALICE AHCAL	Belle II VXD			Announced
13-Jan-14	3		FCAL	---	---	CALICE AHCAL	Belle II VXD	---	---	
20-Jan-14	4		SBS GEM	---	APIX 3D		Belle II VXD	---	---	
27-Jan-14	5		SBS GEM	---	DIAPIX		Belle II VXD	---	---	
3-Feb-14	6		LHCb VELO	---	MuPix	---	LorAngle	---	---	
10-Feb-14	7		LHCb VELO	---	ATLAS Strip	---	---	---	PLUME	
17-Feb-14	8		ATLAS Lucid	---	ATLAS Strip	---	---	LCTPC Time	---	
24-Feb-14	9			SiPM	APIX PPS		---	LCTPC Time	---	
3-Mar-14	10		CMS TrkPh2-E		APIX PPS					

Test beam preparations at the experimental hall started
 end of November
 Two months of 'test beam-like' (*sort of*) life

General Layout




Mechanical Set-up




VXD and AIDA Telescope


Four independent possibilities
to adjust height





Support frame




Integration into the PCMAG




Integration into the PCMAG



Set Up Without PXD




MARCO




- Connected (only) to the SVD
- Additional close loops with heaters for tuning

Temperature Stability



- MARCO is performing extremely well
- Temperature currently set to 0°C
- Due to safety margin (dew point ~18°C), lowest temperature will be ~10°C

MARCO Slow Control



- EPICS integration

Environmental Monitors

Firefox browser window showing a web interface for environmental monitoring. The address bar shows `192.168.99.44/webopi/w`. The page title is `TCO2=0°C`. The interface displays data for a Micron Optics sm130 device, including IDN, S/N, and various channels (1-5) with peak and temperature readings. The status is "online".

	Channel 1	Channel 2	Channel 3	Channel 4	
IDN	Micron Optics sm130, 2.0h-50-105-14				online ●
S/N	SIABNM				fan 1 ●
					fan 2 ●
Peak 1 (nm)	1550.44 nr	1529.93 nr	1569.52 nr	0 nm	calibration ●
Temp 1 (°C)	20.8 degC	20.5	1.05	T _{outlet}	fault ●
Peak 2 (nm)		1535.06 nr		0 nm	
Temp 2 (°C)		-1.24	T _{inlet}		
Peak 3 (nm)		1540.06 nr		0	Temp
Temp 3 (°C)		18.05		0.01	Disp
Peak 4 (nm)		1549.89 nr			
Temp 4 (°C)		20.3			
Peak 5 (nm)		1559.97 nr			
Temp 5 (°C)		20.88			

- FOS for T and %RH
- Inlet/outlet SVD CO₂ lines
- Temperature of the chamber
- Commissioning and integration into SlowControl

Environmental Monitors

Environment Overview **Disconnected STATE** FOS online SMUON

SMU monitors
Temperature 1 22.8 degC
Temperature 2
%RH 1 6
%RH 2

FOS monitors
Temperature 1 20.7 degC
Dew Point (experimental!!!) -19

Additional commercial sensors for calibration and cross check
• EPICS interface

Operation with Bench PS



Power Supply Control Software

Logging D:\ Path D:\logging_2014-01-12_04-46-35.txt
 D:\ini\ Path Read UNLOCKED Only Digital

HMP4040 DHP+Sww COM12 Digital Voltages okay! Init all Close all
 HMP4040 DCD COM13 DEPFET Voltages okay! PowerUp digital
 GHl GLo Chi ClO COM11 opened Power Up DEPFET
 Bulk CCG COM6 opened Power Down DEPFET
 Source Drift COM8 opened STOP
 PolyCover HV COM5 opened Power Down digital

write to file D:\test.txt

	Write Data		Read Data			Write Data		Read Data	
	[V]	[A]	[V]	[mA]		[V]	[A]	[V]	[mA]
DCD VDDD	1.8	0.900	1.800	508.3	ClearLow	19.0	0.050	19.000	16.4
DCD VDDA	1.95	0.800	1.950	545.8	ClearHigh	22.0	0.050	22.000	3.4
DCD RefIn	1.1	0.300	1.100	74.6	GateLow	7.3	0.050	7.300	10.1
DCD AmpLow	1.55	0.600	1.550	354.7	GateHigh	3	0.050	3.000	6.2
DHP VDDD	1.8	0.250	1.800	60.3	ClearGate	2.0	0.012	002.00	0
DHP VDD	1.2	0.400	1.200	89.5	Source	7	0.05	007.00	40
LVDS-single	2	0.050	2.001	9.1	Bulk	10.0	0.010	010.00	0
Switcher	1.8	0.050	1.800	10.1	Drift	3.0	0.060	003.00	0
					HighVoltage	19	0.010	019.00	0
					Polycover	2.1	0.010	002.10	1

Debugging send

DHP(s)
 DCD(s) 400mA
 DCD(s) 800mA
 Switcher(s)
 LVDS 2.0V
 LVDS 2.15V
 LVDS 2.3V

- Specific power up/down sequences
- PS with sense lines → patch panel → 15 m cable → breakout board → Glenair → H6

Belle II Power Supplies



- PS ready in TB24
- EPICS interface
- Interlock to MARCO
- Development of special power up sequence


B Powersupply **P03 Overview** **RUNNING** (DEVICE) Disconnect Disconnect

ENABLED
 CONNECTED
 RUNNING
 OVP
 THERMAL
 Emergency Shutdown
 UPS


	Set Current	Set Voltage	Regulator Status	Voltage at Regulator	Voltage at Load	Current
NOT_USED_1	0 mA	0 mV	1	0 mV	0 mV	0 mA
NOT_USED_2	0 mA	0 mV	1	0 mV	0 mV	0 mA
NOT_USED_3	0 mA	0 mV	1	0 mV	0 mV	0 mA
NOT_USED_4	0 mA	0 mV	1	0 mV	0 mV	0 mA
NOT_USED_7	0 mA	0 mV	0	13 mV	6 mV	1 mA
NOT_USED_8	0 mA	0 mV	0	9 mV	12 mV	1 mA
buffer	50 mA	1800 mV	0	3 mV	0 mV	1 mA
bulk	10 mA	17000 mV	0	5 mV	7 mV	0 mA
cgc	10 mA	5000 mV	0	24 mV	-24 mV	8 mA
clear-off	30 mA	10000 mV	0	28 mV	29 mV	0 mA
clear-on	30 mA	29000 mV	0	27615 mV	-7559 mV	-3 mA
dcd-amplov	600 mA	350 mV	0	270 mV	-89 mV	0 mA
dcd-avdd	900 mA	1900 mV	0	406 mV	0 mV	7 mA
dcd-dvdd	800 mA	1800 mV	0	-5 mV	-3 mV	-1 mA
dcd-refin	400 mA	1100 mV	0	363 mV	-2 mV	8 mA
dhp-core	400 mA	1200 mV	0	-1 mV	9 mV	5 mA
dhp-io	400 mA	1800 mV	0	2 mV	6 mV	2 mA
drift	10 mA	4000 mV	0	0 mV	22 mV	0 mA
gate-off	30 mA	10000 mV	0	5 mV	6 mV	-1 mA
gate-on	30 mA	4000 mV	0	17 mV	13 mV	0 mA
hv	10 mA	-12000 mV	0	-34 mV	-13 mV	0 mA
polycover	10 mA	4900 mV	0	13 mV	8 mV	0 mA
source	50 mA	7000 mV	0	7366 mV	7000 mV	-1 mA
sw-dvdd	50 mA	1800 mV	0	51 mV	8 mV	3 mA

25

Hybrid6 Installation




L1 Final Position




Telescope and PCMAG

Closed box N₂ flow




Final Position




DAQ via BonnDAQ


XY RAW (Mod11)




XY hits (Mod11)




ADC RAW and with CM corr (Mod11)




XY hits (Mod11)




XY hits (Mod11)




ADC with PED and PED+CM corr (Mod11)




Seed and Clusters 3x3,5x5 (Mod11)




Cluster Size 3x3, 5x5 (Mod11)




Number of seeds (Mod11)



Test Beam VXD DAQ Estructure



PXD DAQ



DATCON

- Two AMC rev. 2:
 - Concentrator for receiving SVD data from FTB and preprocessing
 - Tracking for track extrapolation, ROI creation and transmitter to ONSEN
- Link between FTB and DATCON stable
- Proper decoding of zero-suppressed SVD data
- Correct coordinate translation
- Event and data management works
- Track extrapolation and ROI creation, functional
- Hough transformation and ROI management still not fully verified

DHH and DHHC



- DESY test beam configuration : full readout chain
 - PXD matrix \rightarrow 1(2)xDHH \rightarrow DHHC \rightarrow ONSEN
- DHH
 - Up to 4 x (DHP+DCD) + Switchers
 - Full EPICS control via IPBUS
 - Triggers+127MHz clock from DHHC via optical link
 - UDP for pedestal (full frame readout) and Bonn DAQ || PocketDAQ
- DHHC
 - FTSW interface
 - Interface to ONSEN @ 3.125 Gbps with backpressure flow control
 - Full EPICS control via IPBUS
 - Current firmware supports 2 DHH modules i.e. 2 detectors

\rightarrow System tested with the PXD6 detector @ 1kHz random trigger rate and 200 μ s dead time. (Additional tests at higher rate ongoing)

ONSEN

- "Pocket ONSSEN" debugging system with four Compute Node cards is used.
Running stably after initial troubles with most current firmware.
- First real data (with dummy ROIs) processed and written to EVB on Monday.
- Full DAQ chain is established: DEPFET → DHP → DHH → DHHC → ONSSEN (← HLT) → EVB

Full Data Path with ROI Selection



Conclusions

Although fine tuning is necessary, the test beam is already a big success!

All the PXD hardware, software and firmware is ready to declare run conditions

Decisive step forward towards the Belle II PXD




**Congratulations
for the hard
work!**

Thank you




Trigg Mod11 Ped11


XY RAW (Mod11)




XY hits (Mod11)




ADC RAW and with CM corr (Mod11)




XY hits (Mod11)




XY hits (Mod11)




ADC with PED and PED+CM corr (Mod11)




Seed and Clusters 3x3,5x5 (Mod11)



Cluster Size 3x3, 5x5 (Mod11)



Number of seeds (Mod11)



Run: 1007

Ped: -1

Ev: 67476

LU P 0.0 [Hz]

LU T 0.0 [Hz]

Seed[11]: 0.56

Temp= 0,00

Reset

Save

Correlator

Resume

Exit



Powering during Testbeam

Power Up sequence:

1. Apply DHP (IO 1.8V and Core 1.2V) & Switcher voltage (1.8V) and converter voltage (around 2.0V in order to switch it on => decrease to 1.8V) DHP(s) Switcher(s) LVDS 2.0V
2. Configure DHPs (switch off clock for DCDs) LVDS-single 2 0.050 2.001 9.1
3. Apply DCD voltages (VDDD, VDDA, RefIn, Amplow, current limits at 400mA) DCD(s) 400mA
4. Configure DCDs, switch off analog part of the DCDs
5. Increase the current limits (VDDD 800mA, VDDA 900mA, Amplow 600mA) DCD(s) 800mA
6. Switch on DHP clocks and analog part of the DCDs
7. Switch on the DEPFET (in the normal sequence) [Bulk, Clearhigh, Clearlow, GateHi, Gatelow=0V, Source, Cleargate, Gatelow, Highvoltage/Backplane, Drift, Polycover) Power Up DEPFET

Power Down sequence:

1. Switch off DEPFET Power Down DEPFET
2. Switch off ASICs Power Down digital