The Status and Future of the GDSP Chip

- What is the GDSP ?
- What is the GDSP history ?
- What is the design status ?
- What is remaining ?
- How could the GDSP be adapted to a TPC ?
- What is the future of the GDSP ?
- Summary

The Status and Future of the GDSP Chip

What is the GDSP ?

- What is the GDSP history ?
- What is the design status ?
- What is remaining ?
- How could the GDSP be adapted to a TPC ?
- What is the future of the GDSP ?
- Summary

What Is The GDSP Official Project Status ?

 The GDSP is one of 2 front-end ASIC architectures currently being considered for the CMS high eta upgrade involving GEM detectors.

 It is <u>not</u> an independent project with it's own source of funding and manpower resources.

The GEMs for CMS Project GE Stations : $1.6 > \eta > 2.1$ (2.4)



CMS GEM Electronics System



uTCA level.

The CMS GEM project : Global Requirements on Electronics

Provide Trigger & Tracking data from all GE1/1 GEM Chambers

- GEM detectors
- Triggering

Tracking

- Design optimised for gas, and in particular GEM detectors
- Provide "Fast OR" trigger information with granularity of 2 or 4 channels to send
- locally to CSC TMB.
- Timing resolution <8ns.
- Provide full granularity tracking data on receipt of a LV1A.
- Be compatible with CMS trigger upgrade possibilities
 - LV1A latency < 20us
 - LV1A rate < 1MHz Poisson

The Status and Future of the GDSP Chip

- What is the GDSP ?
 - What is the GDSP history ?
- What is the design status ?
- What is remaining ?
- How could the GDSP be adapted to a TPC ?
- What is the future of the GDSP ?
- Summary

Front-end evolution



Front-end evolution



VFAT2



P. Aspell CERN

VFAT2 Data Format



TOTEM's 3 different detector technologies



T2
GEMsVFAT2 is used with all 3
detector technologies
currently operating in LHC.

Roman Pot – Silicon strips



<u>T1</u> <u>CSCs</u>



Main reasons to move from VFAT2 to new front-end

- For both Trigger and Tracking we require binary hit data with channel location and time stamp accurate to one clock period.
 - VFAT2
- Maximum trigger granularity = 16 channels
- Fixed shaping time = 25ns
- Data output rate limited to 40MHz.
- Max LV1 latency = 6.4us (LHC=3.2uS)
- Max LV1 rate = 200 kHz (LHC=100kHz)

- Principle additional functionality required by new ASIC
- Increased granularity at trigger level.
- Programmable shaping time, avoid ballistic deficit and improve S/N whilst maintaining timing resolution.
- Reduce effect of background artifacts and baseline shifts
- 320Mbps e-link for data output
- Max LV1 lat > 20us
- Max LV1 rate > 1MHz

Front-end evolution



SAltro16



16 channel demonstrator chip designed in 2009-2010, Tested and working beautifully.

Technology : IBM 130nm CMOS



Saltro Digital processing



Baseline correction 1	Removes systematic offsets that may have been introduced due to clock noise pickup etc. The SRAM is used for storage of baseline constants which can then be used a look-up table and subtracted from the signal.
Tail cancellation	Compensates the distortion of the signal shape due to undershoot.
Baseline correction 2	Reduces low frequency baseline movements based on a moving average filter.
Zero suppression	Removes samples that fall below a programmable threshold.

Digital processing



Systematic perturbation





Zero-suppressed output

Corrects on-chip for :

Systematic offsets, Baseline movements Ion tails Removal of glitches



DP Design and simulations : Eduardo Garcia

SAltro16 Power & Power Domains



Power domains:

PASA analog ADC analog ADC digital Digital core

Digital Pads

PASA ~8mW/ch, ADC 36mW/ch @40MHz Digital functions ~114mW Total power ~ 750mW



It is clear that the ADC power consumption limits the design to small channels counts.

But times are changing.

ADC Trends

- FOM ~ P / (2^{ENOB}. 2BW)
- 1pJ is high
- (~40mW @ ENOB 9, 40MS/s)
- 100fJ is good
- (~4mW @ ENOB 9, 40MS/s)
- 50fJ excellent
- (~2mW @ ENOB 9, 40MS/s)



P. Aspell CERN

Front-end evolution



Front-end Microelectronics Design 2012-2015 VFAT3/GdSP ASIC design

2 Trigger & Tracking Front-end architectures considered.



P. Aspell CERN

The Status and Future of the GDSP Chip

- What is the GDSP ?
- What is the GDSP history ?

• What is the design status ?

- What is remaining ?
- How could the GDSP be adapted to a TPC ?
- What is the future of the GDSP ?
- Summary

Microelectronics design



Detector Studies & Timing Resolution



Timing resolution determined by detector.

Fast shaping (as with VFAT2) give good timing resolution (~7ns) but bad signal to noise due to ballistic deficit.

Slower shaping times give better S/N but worse timing resolution due to time walk.

GdSP digital techniques to optimise time resolution with longer shaping times being studied by Tiina.

VFAT3 analog discriminator with CFD or time walk correction needs to be designed (next PhD student)

Detector Simulations : Timing Resolution

29 simulated signals





TOT Time resolution

Time (ns)

300







TOT principles

TOT→# clock cycles → LUT → T1
 Compare T1_{LUT} to real T1 of the signal

CERN

P. Aspell

Detector Simulations : Cluster Size

Cluster size



Combining detector charge with front-end



P. Aspell

28

CFE Design Review 1 (15/16 January 2013)





- > Join effort to have one ASIC for 2 projects. Or at least large common parts.
- Common philosophy : Analogue shaper + digital data processing
 - LCTPC (AIDA)
 - specifications derived from SALTRO16 (slower, low cap)
 - Digital filters
 - Muon CMS upgrade :



3

- First option : VFAT3 ASIC
- Second option : GdSP ASIC
- Specifications derived from previous VFAT2 (faster, high cap)
- Signal processing :TOT + Trigger logic (+ CoG under study)





P. Aspell

CFE Design Review 1 (15/16 January 2013)





GdSP Front End : pre-amp study

Requirements summary

Parameter	VFAT3/GdSP	unit	Remarks
Input capacitance	5 - 10 - 30 - 60	pF	Simulation cases
Shaper peaking times	25 - 50 - 100 - 200	ns	programmable
Events input rate			
Gain	12.5 – 25 – 50	mV/fC	programmable
Polarity	dual		
Dynamic range	150	fC	@ 12.5 mV/fC gain
Linearity Error : small	<	%	up to 100 fC
charges			
Linearity Error : high charges	<5	%	up to 200 fC
Power consumption	<	mW/chan.	@ Tpeak = 100 ns
Noise	1100	e-	@ Tpeak = 100 ns @ 1 mW/chan @ Cin = 30pF
			·

- Previous dynamic range : 200fC but 200x12.5e-3 = 2.5V (max dynamic range = 2.4V in differential with 1.2V power supply) Other solutions
 - \Box Power supply = 1.5V (as SALTRO)
 - □ Gain <12.5mV/fC

MUON Spectrometer Electronics Upgrade meeting

15/01/2013

• 4

CFE Design Review 1 (15/16 January 2013) The Calibration, Biasing & Monitoring Unit



P. Aspell

CERN

CFE Design Review 1 (15/16 January 2013)



P. Aspell

CERN

Submission planned for May 2013.

SAR ADC design

AG H

Design of 10-bit SAR ADC in IBM 130nm



Simulated ENOB of the submitted design ~9.4 bits
We are working on the improved version for the May submission...

First prototype in IBM 130nm submitted in February 2012

- Architecture: 10-bit SAR ADC with segmented/splitted DAC
- Fully differential
- Asynchronous SAR logic
- Scalable sampling rate (up to ~50 MS/s)
- Power consumption mostly dynamic, scales with sampling frequency
- 1-2mW@40MS/s, no static power, also comparator is dynamic
- Power pulsing for free: No CLK \approx No power
- ~145um pitch

Synergy with ILC / Marek Idzik, AGH Poland.



PLL layout 310um x 150um



ADC layout 600um x 145um



Prototypes under tests... 10-bit ADC, PLL, SLVS

Prototype of 10-bit ADC

- SAR ADC with segmented DAC
- \bullet Scalable frequency (up to ${\sim}50$ MS/s) and power consumption
- 1-2mW at 40MS/s
- ~150um pitch

Prototype of PLL

- Type II PLL with 2nd order filter
- Scalable frequency&power
- \bullet Automatically switched VCO frequency range 8MHz 3GHz
- VCO frequency division by 6, 8, 10 or 16
- Power consumption <2mW at 3GHz
- Jitter RMS<5ps



multiplexing & serialization

P. Aspell CERN

DSP

Ideas from ALICE: S-Altro

S-Altro DSP chain (Eduardo Garcia):

BCF1 🕩 TCF 🕩 BCF2 Þ ZS 🗗	→ Memory

Initial idea for GdSP DSP chain (Paul):



- Baseline Correction
- Tail Cancellation Filter = Digital Shaper
- Zero Suppression
- Time Resolution
 Correction

3

Cluster
 Processing

5500

5500

S-ALTRO DSP for GdSP

T. Naaranoja

In beginning of the design for digital signal processing (DSP) section of GdSP the DSP in S-Altro is taken as a starting point. The most basic constituents of the digital processor were extracted from the 16 channel demonstrator S-Altro and connected together with an option to bypass individual filters. This construction represents the signal processing for one channel. From the filters in S-Altro digital processor first baseline correction (BC1), digital shaper (DS), second baseline correction (BC2) and zero suppression (ZS) were included. The data formatter, multi-event buffer and SRAMs were excluded since they are anticipated to be sufficiently different in GdSP. A small behavioural SRAM was implemented to be used with BC1.

Table 1: The number of register levels in each DSP block correlates with the delay of the signal in the block. In simplest cases the latency (in clock cycles) equals register levels.

DSP Block	Register levels
BC1	3
DS	1
BC2	3
ZS	11

2nd October 2012







3500

4000

4500

time (ns)

5000

80

60



Document summarising S-Altro DSP blocks; operation and programmable options. See Electronics web site.

Tiina Naaranoja

Simulation of systematic noise reduction, BC1

P. Aspell CERN

DSP: Possible Techniques To Obtain "Charge" and more importantly "Time"

GdSP digital signal processing



Bunch crossing assignment (BXID)

- Requirements/wish-list:
 - Independent of pulse amplitude
 - Solid performance over 5 shaping times
 - Noise tolerance
 - Pile-up tolerance

CERN

- Initially considered methods:
 - Deconvolution method (-> pulse recognition), ToT, Piece-wise linear fitting, Peak finder, Zero-crossing identification, Constant fraction discriminator

tiina.naaranoja@cern.ch

Tiina Naaranoja

P. Aspell

January 30, 2013 • 1

BXID: Rounds of simulations

These simulations do not produce final specs!





January 30, 2013 • 2

February 2013

tiina.naaranoja@cern.ch

January 30, 2013 • 3

Slow Control Interface

Slow Control Block Diagram





Project Status

- HDLC Controller
 - RTL verilog code: ready
 - Initial Testbench: ready
- IPbus transactor
 - Implementation is compliant with specification v1.4
 - The RTL code: ready
- We are working on synthesis and PAR for initial area estimation
- Integration with the Data Controller is ongoing
- A new testbench for the whole slow control system is needed for more realistic simulations

02/10/2012

G. De Robertis - INFN

P. Aspell CERN

Packet structure for "All hit channels in trigger packet"



February 2013

P. Aspell

CERN

E-Links

Multiple E-link output ports CMS : would carry trigger info



- Data bandwidth is reduced from 320Mbps to 280Mbps in both directions by 7-8 bit encoding.
- Encoding of E-links necessary for :
 - GBT to Front-end Allowing "control characters" necessary for synchronisation.
 - Front-end to GBT "Control characters" enable alignment of data at the receiver plus identification of SC data and tracking data.

Programmable "max" time interval between Sync "Control Characters"



Verilog design: Marko Tapio Kupiainen

CMS Project Electronics Timescale & Planning



The Status and Future of the GDSP Chip

- What is the GDSP ?
- What is the GDSP history ?
- What is the design status ?
- What is remaining ?
- How could the GDSP be adapted to a TPC ?
- What is the future of the GDSP ?
- Summary

Architectural choices

CMS decision for VFAT3 OR GDSP ?

Factors include :	Time resolution			
	ADC design & readiness	5		
	Peak charge calculation ? For centre of mass > spatial resolution			
		Charge processing > say for zig-zag strips		
		Charge readout		
	System power requiren	nents		
	Baseline subtraction			
	Possibility to share development cost and manpower			
5 chip (VFAT3 OR GDS	SP) T	PC chip (GDSP) ???		
Design for specific n	nemory size	TPC likely to need dedicated GDSP		
& pay load type		version		
		Design for specific memory size		

& pay load type

P. Aspell CERN

CM

Remaining work



Final architectural description (GDSP_TPC) [ie. No. of channels, output data type and format] Completion of individual modules shown Writing of Verilog and verilogA models for the modules Definition and design of Slow Control registers (much in common with VFAT3) Control logic design, synthesis and P&R Full assembly of the chip Simulation, verification Submission Characterisation

The Status and Future of the GDSP Chip

- What is the GDSP ?
- What is the GDSP history ?
- What is the design status ?
- What is remaining ?

How could the GDSP be adapted to a TPC ?

- What is the future of the GDSP ?
- Summary

How could the GDSP be designed for a TPC ?

- In order for a dedicated TPC version of the GDSP to be designed, the GDSP would need to become an official part of an experimental program together with resources (funding and design manpower)!!
- Front-end and CBM unit identical to VFAT3
- Reduced number of channels , perhaps 32 instead of 128
- SRAM memory structure similar to VFAT ie. SRAM1 operating as a circular buffer and SRAM2 storing selected portions of data from SRAM1 on receipt of a trigger.
- SRAM 1 & 2 enlarged to store 10 bits of ADC data per sample instead of 1 bit as in VFAT.
- Multiple E-link outputs operating at 320 or 640 Mbps.
- Memory depth and pay-load format is application dependent.
- Could be programmable "burst" or "continuous" mode of operation.
- Power management (pulsing) possibilities for ILC TPC application.

Rough power estimate ?



Preamp/shaper < 1mW / channel ADC < 4mW / channel Digital power; some hundreds of mW

Power consumption in the region of 0.4 - 0.5W continuous operation

The Status and Future of the GDSP Chip

- What is the GDSP ?
- What is the GDSP history ?
- What is the design status ?
- What is remaining ?
- How could the GDSP be adapted to a TPC ?
- What is the future of the GDSP ?
 - Summary

What Is The Future ?

- Under the umbrella of the CMS GEM project many of the modules of the GDSP have been designed or their design is well advanced.
- For TPC application a dedicated GDSP_TPC chip would be needed with it's own memory and readout requirements.
- For this to happen the GDSP would need to become part of an official experimental program with it's own source of funding and manpower resources.

The Status and Future of the GDSP Chip

- What is the GDSP ?
- What is the GDSP history ?
- What is the design status ?
- What is remaining ?
- How could the GDSP be adapted to a TPC ?
- What is the future of the GDSP ?

Summary



- The GDSP exists at the moment through the CMS GEM upgrade and synergy with collaborators.
- It is not an independent project although collaborating institutes have interest in other projects including the upcoming TPCs.
- TPC application would probably require dedicated GDSP_TPC chip.
- Many of the internal modules are the same as have been developed so far.
- The main differences are the ADC, memory size and data load specification.
- In order for the project to continue to a GDSP_TPC chip then it will need to become an official part of an experiment with financial and manpower resources.