

Pixelized TPC readout - status and prospects

Y. Bilevych, C. Brezina, K. Desch, *J. Kaminski*,
T. Krautscheid, C. Krieger, M. Lupberger
University of Bonn



F. Müller
DESY, Hamburg

in collaboration with NIKHEF (J. Timmermans) and
CEA Saclay (D. Attie, A. Chauss, P. Colas, M. Titov)

TPCs at high rate experiments

Bonn

1.3.2013



Content

I. Motivation for highly pixelized readout

II. The Ingredients: Chip, Protection Layer, Grid, Detector, ...

Timepix, Readout Electronics, Software

Production of grids

Protection layer

Some results



III. Necessity for operation in large scale experiments

New chip

Industrial production of Grids


Readout electronics

IV. Summary and Outlook





MPGD

Micro-Mesh Gaseous Detectors





Gas Electron Multipliers



Y., Giomataris et al.,
Nucl. Instrum. Meth. A376:29-35,1996.

F. Sauli, Nucl. Instrum. Meth. A386:531-534,1997.



TPC + MPGD

- **ion backflow** can be reduced significantly
=> continuous readout might be possible
- **small pitch** of gas amplification regions (i.e. holes)
=> strong reduction of $E \times B$ -effects
- **no preference in direction** (as with wires)
=> all 2 dim. readout geometries can be used
- **no ion tail** => very fast signal ($O(10 \text{ ns})$)
=> good timing and double track resolution
- **no induced signal**, but direct e^- -collection
=> small transverse width => good double track resolution

Standard charge collection: Pads of several mm^2

Long strips ($l \sim 10 \text{ cm}$, pitch $\sim 200 \mu\text{m}$)



Could the spatial resolution of single electrons be improved?

$$\text{Ar:CO}_2 \text{ 70:30} \rightarrow D_t = 187 \mu\text{m}/\sqrt{\text{cm}} \rightarrow \sigma = 21 \mu\text{m}$$

$$\text{Ar:CH}_4 \text{ 90:10} \rightarrow D_t = 208 \mu\text{m}/\sqrt{\text{cm}} \rightarrow \sigma = 24 \mu\text{m}$$

$$\text{Ar:iButan 95:5} \rightarrow D_t = 211 \mu\text{m}/\sqrt{\text{cm}} \rightarrow \sigma = 24 \mu\text{m}$$


Smaller pads/pixels could result in better resolution!




Highly pixelized Readout

Simulation for the CLIC detector: M. Killenberg



$1 \times 6 \text{ mm}^2$ pads



$100 \times 100 \text{ }\mu\text{m}^2$ pixels




- Lower occupancy \rightarrow better track finding
- Identification and removal of δ -rays and kink removal
- Improved dE/dx , because of primary electron counting
- Pad plane and readout electronics fully integrated



Timepix Chip

Timepix chip (1st version) derived from MediPix-2



Available for tests since Nov. 2006

Number of pixel: 256×256 pixel

Pixel pitch: $55 \times 55 \mu\text{m}^2$


Chip dimensions: $1.4 \times 1.4 \text{ cm}^2$

ENC: $\sim 90 e^-$

Each pixel can be set to one of these modes:


- Hit counting
- TOT = time over threshold
gives integrated charge
- Time between hit and shutter end
- Hit/no-hit

Limitations: no multi-hit capability, charge and time measurement not possible for one pixel



MUR0S 2.1 designed at NIKHEF - still in wide use today, but not in production anymore, can handle up to 8 chips, needs outdated NI card

USB interface designed by TU Prague
very easy to handle/transport
but limited speed and functionality






ReLaXd designed at NIKHEF – fast readout for 4 Medipix/Timepix chips

FITPix improved version of the USB-interface designed by TU Prague
can handle up to 16 detectors










Most systems are operated by the Pixelman software developed at the TU Prague.

GEMs with Pixelized Readout






Prototype at Bonn
Drift length: 26 cm
Gas Amplification:
Stack of 3 standard
CERN GEMs
1 Timepix chip
Gas mixture:
He:CO₂ 70:30







Properties of Charge Depositions




Charge depositions can be separated with higher probability after longer drift (better separated by diffusion).



Gas gain of about 200,000 was used.
Charge depositions cover >65 pixels.




Spatial Resolution



Spatial resolution of single electrons should increase with $\sigma = D_t \sqrt{z}$


Due to limited separation power at short drift distances, one charge deposition may result from several electrons: $n = 1 + a e^b$

$$\Rightarrow \sigma = \sqrt{\sigma_0^2 + D_t^2 z / (1 + a e^{bz})}$$




Longitudinal spatial resolution is also close to the diffusion limit: $\sigma = D_t \sqrt{z}$


Similar good performance was observed in high magnetic fields up to $B = 4$ T.



Production of InGrids



The production of InGrids was pioneered by the University of Twente/MESA+.



1. Dicing of Wafer

2. Formation of Si_xN_y protection layer


3. Deposition of SU-8



4. Pillars-like structure formation

5. Deposition of thin Al layer

6. Formation of Al grid


7. Development of SU-8






Optimization of InGrids


Detailed studies have been performed to optimize the layout of the structure. (NIMA 591, pp. 147, 2008, PhD. Thesis of M. Chefdeville, NIKHEF)



The influence of the gap size and hole diameters on gain, energy resolution, ion feedback and collection efficiency were measured.



Also the layout of the supporting structures (pillars and dykes) was optimized to give the highest mechanical strength.




Discharge triggered for example by highly ionizing particles could easily **destroy the the chip**. The charge collected by one pixel was too high.

A protection layer is placed on the chip to **disperse the charge** on many pixels and thus lower the input current per pixels. Besides, the charge is removed slowly and thus **quenches the discharge**.



high resistive material

15 μm aSi:H ($\sim 10^{11} \Omega\cdot\text{cm}$)


8 μm Si_XN_Y ($\sim 10^{14} \Omega\cdot\text{cm}$)






Chips survives several thousand discharges triggered by α s.




Energy Resolution




Test with ^{55}Fe source show excellent energy resolution. In particular for pixel counting.










InGrids in a TPC




Same setup as with GEMs:
Max. drift length: 26 cm
Measures cosmic muons
Drift field: 450 V/cm
Gas: He:CO₂ (70:30)






Field Distortions (I)





due to wire bonds and space between grid and anode plane



=> Good area was chosen to indicate best performance




Electrical field in x-direction V/cm




Electrical field in z-direction V/cm





Field Distortions (II)





Field distortions generate an artificial curvature of tracks. Approximated by helix to determine good area.




Properties of residuals





Spatial Resolution



Spatial Resolution on the complete chip and on the good area only.


Transverse spatial resolution
right on diffusion limit of single electrons.



Theoretical limit:

$$\sigma = D_t \sqrt{z}$$

with diffusion coefficient

D_t calculated with Magboltz.







Principle of a highly pixelized readout has been demonstrated successfully!

But what is missing for application in particle physics experiments?

1. Better chip → Timepix-3
2. Mass production of InGrids → Production at IZM
3. Adapted readout system → SRS system
4. Deal with field distortions
5. Cooling



Application LCTPC





One of the two detector concepts at ILC foresees a large TPC as a central tracking device. Micropattern gas amplification stages are needed to fulfill requirements.

size of endcaps $\sim 10 \text{ m}^2$


8 rows of MPGD detector modules;

module size $\sim 17 \times 23 \text{ cm}^2$


240 modules per endcap



To readout the ILD-TPC with InGrids, one needs $\sim 100-120$ chips per module
→ 25000-30000 per endcap



Timepix-3




Layout has basically been finished.
Specs see table (from:
Timepix3 Designer Manual v1.0)


Some simulations are still ongoing.
chip will be submitted in a few
weeks.

Most importantly:
Charge and time will be available
For every pixel,
Multi-hit capable
Very high output rate: 8×640 MHz
Time resolution of 1.5 ns


General Requirements	
Pixel size	55 μm x 55 μm
Pixel matrix array	256 x 256
Target floorplan	3 sides buttable and minimum periphery
Highly Configurable	HEP platform for many projects
Time stamp and TOT recorded simultaneously	YES
No event counting mode	Only for testing
Technology	IBM 130nm DM 4-1
Power consumption	<1.5W/cm ² (~45 μW /pixel) @1.2 V
TSVs possibility	YES
Chip Readout Modes	
Data-driven readout (token pass)	YES
Zero-suppressed and Sparse data readout	YES
Dead time free	YES (if moderated count rate)
Time Stamp	
Global Time stamp (bunchID)	40 MHz (25ns)
Global Time stamp range	14bits (409.6 μs)
Accurate Time stamp per pixel	4bits \rightarrow 1.56ns resolution (640 MHz)
Local Oscillator frequency	640 MHz
On-pixel local oscillator tuning	Locked using periphery PLL
TOT	
TOT Clock reference	40 MHz (25ns)
TOT range	10 bits
Periphery	
Analog Blocks	Band-Gap, DACs and Test Pulse
E-fuses (chip ID, hard-wire configuration)	YES
Programmable PLL	40 \rightarrow 40, 80, 160, 320, 640 MHz
Periphery/output clock	40, 80, 160, 320 MHz
RO architecture	[1 ... 8] LVDS DDR 8b/10b Encoding




Wafer-based Production Fraunhofer IZM




Production at Twente was based on 1 - 9 chips process.
This could not satisfy the increasing demands of R&D projects.
New production set up at the Fraunhofer Institut IZM at Berlin.
This process is wafer-based → 1 wafer (107 chips) is processed at a time.



1. Formation of Si_xN_y protection layer
2. Deposition of SU-8
3. Pillar structure formation
4. Formation of Al grid
5. Dicing of Wafer
6. Development of SU-8



Wafer-based Production




Main challenges: - Formation of layers, in particular protection layer

MESA+


Institute for Nanotechnology

- Deposition of Al
- Final development of SU-8 → still chip-based

SiRN should not cover bond pads




After development of pillars, the grid is too fragile for dicing





First tests: **mechanical mask**
 → failed due to thermal stress
 Better: **poyimide mask** chem.
 removed


Time consuming




SEM Pictures




Mag = 58 X Signal A = SE2 Stage at T = 60.0 ° Fraunhofer IZM
WD = 19 mm EHT = 20.00 kV Chamber = 7.43e-004 Pa





Mag = 324 X Signal A = SE2 Stage at T = 70.1 ° Fraunhofer IZM
WD = 18 mm EHT = 20.00 kV Chamber = 4.07e-004 Pa



Mag = 174 X Signal A = SE2 Stage at T = 0.0 ° Fraunhofer IZM
WD = 8 mm EHT = 20.00 kV Chamber = 1.31e-003 Pa




Mag = 303 X Signal A = SE2 Stage at T = 70.1 ° Fraunhofer IZM
WD = 18 mm EHT = 20.00 kV Chamber = 7.23e-004 Pa





Production History




1. batch (10/2011): Problems with resistive layer and Al-grid
2. batch: InGrids worked well, good energy resolution ($\sigma_E/E \sim 7\%$)
(12/2011) Resistive layer proved vulnerable (chips died after 2 weeks)
3. batch: Chips survived many thousand X-ray-induced sparks
(9/2012) But 7 out of 10 chips died in a hadronic test beam at CERN
4. batch: 4 wafers with different resistive layer thicknesses (4 μm , 8 μm)
(12/2012) Problems with the production (machine failure)
→ only few good chips
5. batch: in preparation
6. batch: planned (6 wafers)

Energy resolution is similarly good as before:
 $\sigma_E/E = 5.6\%$ for the pixel spectrum
 $\sigma_E/E = 7.2\%$ for charge spectrum






Some results





InGrids of batch 3 and 4 show good properties:

- In Ar:iButane (95:5)
 - more than 400 V
- Very small insensitive areas
- Chips survive thousands of discharges




Timepix readout with SRS



The Scalable Readout System is designed by the RD51 collaboration with CERN as a main developer. → See presentation of H. Muller

Idea: produce a flexible readout electronics, which can handle different chips (new FPGA code, chip carrier), which many groups can use



Scalable Readout System
Status Feb. 2010




U. Bonn is developing a readout for the Timepix chip.



Operation has been demonstrated for a eight chip, more functionality has to be added.




Calibration Results (I)



Distribution of threshold equalization bits of chip 3 on octoboard


TOA Calibration



Octoboard with 2 chips



TOT Calibration

Octoboard with 3 chips






Calibration Results (II)


TOT Calibration



Octoboard with 2 chips




- Muros freq korrekted
- ▴ Chip 1/2
- ◀ Chip 2/2

2 boards with bare Timepix chips have been completed – it works.
First board with InGrids has started.






Short Term Plan





2 LCTPC modules shall be tested at the DESY test beam at the end of March with 8 Timepix chips:

- Tripe GEM with bare Timepix chips
- 8 InGrids


Cooling will be done with water.







Mid-Term Plan

Module completely covered with Timepix chips (~100-120).





Summary and Outlook

InGrids have shown excellent performance:

Energy resolution of $\sigma_E/E \sim 5\%$ (at 5.9 keV)

Spatial resolution only limited by diffusion.

High efficiency for single electron detection.

Production techniques are well advanced, the reliability of the production process has to be optimized.

Several readout systems optimized for large number of chips has been developed.

Large systems (~100 chips) will be operated soon.

Further R&D on InGrids are planned (resistive grid, all ceramic,...)

New Timepix-3 could be available this year.

Acknowledgment: This presentation shows the work of many people at NIKHEF, U. Twente/MESA+, U. Bonn, IZM, CEA Saclay.