
MTCA Workshop for Industry and Research



Recommendation for Zone 3 classes to achieve enhanced AMC – RTM modularity

Dr. Frank Ludwig for the LLRF Team Hamburg, 11.12.2012






Most of the existing AMC and RTM boards are not compatible :

AMCs: RTMs: Zone 3 Signal Types

Mainly analog signal transmission


- SIS8300_V2, SIS8300L (Struck)
- AMC520 (Vadatech)
- DAMC-DS800 (DESY MSK)
- SISxxxx 2Gsps (Struck)



- DRTM-DWC10 (DESY MSK)
- DRTM-DWC8VM2 (DESY MSK)
- DRTM-DS800 (DESY MSK)
- BPM (DESY MDI)
- SIS8900 (Struck)
- SISxxxx 2Gsps (Struck)

Digital signal transmission

- DAMC-TC5, DRTM-TC7 (DESY MSK)
- DAMC-FMC25 (DESY MSK)
- DAMC2 (DESY FEB)
- TAMC 632 (TEWS)



- DRTM-VM2 (DESY MSK)
- DRTM-AD104 (DESY MSK)
- MPS

- (DESY MIN)
- DRTM-PZT4
- (DESY MSK)

> . . . and approx. 10 new boards are in the HVF design pipeline . . .





Examples of incompatible AMCs and RTMs

uTC, uFMC25 (before classification):


2 PWR+12V RTM TDI RTM TMS SFP1-RX+ INTERLOCK 1 INTTERLOCK 2 3 SFP1-TX+ SFP1-TX-SFP1-RX-SFP2-TX-SFP2-RX-RTM D5+ RTM D5-5 RTM D6+ RTM D6-RTM D7+ RTM D7-RTM D8+ RTM D8-6 RTM_D9+ RTM_D9-RTM_D10+ RTM_D10-RTM_D11+ RTM_D11-81MHz+_O 81MHz-O gnd MGT CLK- O RTM CLK2+ I RTM CLK2- I SP6_CLK1-_O 9 URTM_CLK0+_O URTM_CLK0-_O gnd SP6_CLK1+_O RTM_main-1 RTM2+ RTM2gnd RTM2+ RTM2-2 RTM2+ RTM2-RTM2+ gnd RTM2-3 RTM2+ RTM2-RTM2+ RTM2gnd 4 RTM2+ RTM2-RTM2+ RTM2-5 RTM2+ RTM2gnd gnd RTM2+ RTM2-6 RTM2+ RTM2gnd RTM2+ RTM2gnd 7 RTM2+ RTM2gnd RTM2+ RTM2-8 RTM2+ RTM2-RTM2+ RTM2-9 RTM2+ RTM2-RTM2+ RTM2-10 RTM2+ RTM2-RTM2+ RTM2-

DAMC2:

a	b	С	d	е	f
DIAID - 4014	DIAID - 400 I	00%	004	DTM TOV	DTH TDO
PWR+12V	PWR+12V	PS#	SDA	RTM_TCK	RTM_TDO
PWR+12V	PWR+12V	MP+3.3V	SCL	RTM_TDI	RTM_TMS
CLK_EC_RTM			RTM1-	RTM1+	RTM1-
RTM1+	RTM1-	RTM1+	RTM1-	RTM1+	RTM1-
RTM1+	RTM1-	RTM1+	RTM1-	RTM1+	RTM1-
RTM1+	RTM1-	RTM1+	RTM1-	RTM1+	RTM1-
7 RTM1+	RTM1-	RTM1+	RTM1-	RTM1+	RTM1-
RTM1+	RTM1-	RTM1+	RTM1-	RTM1+	RTM1-
RTM1+	RTM1-	RTM1+	RTM1-	RTM1+	RTM1-
0 RTM1+	RTM1-	RTM1+	RTM1-	RTM1+	RTM1-
RTM2+	RTM2-	RTM2+	RTM2-	RTM2+	RTM2-
RTM2+	RTM2-	RTM2+	RTM2-	RTM2+	RTM2-
RTM2+	RTM2-	RTM2+	RTM2-	RTM2+	RTM2-
RTM2+	RTM2-	RTM2+	RTM2-	RTM2+	RTM2-
5 RTM2+	RTM2-	RTM2+	RTM2-	RTM2+	RTM2-
RTM2+	RTM2-	RTM2+	RTM2-	RTM2+	RTM2-
7 RTM2+	RTM2-	RTM2+	RTM2-	RTM2+	RTM2-
RTM2+	RTM2-	RTM2+	RTM2-	RTM2+	RTM2-
RTM2+	RTM2-	RTM2+	RTM2-	RTM2+	RTM2-
0 RTM2+	RTM2-	RTM2+	RTM2-	RTM2+	RTM2-

TAM651:

a	b	С	d	е	f
DWD - 401/	DMD - 40M	D04	OD A	DTM TOV	DTM TDO
1 PWR+12V	PWR+12V	PS#	SDA	RTM_TCK	RTM_TDO
PWR+12V	PWR+12V	MP+3.3V	SCL	RTM_TDI	RTM_TMS
RTM_CLK0+_O	RTM_CLK0O	RTM_30+	RTM2_30-	RTM_30+	RTM2_30-
4 RTM_30+	RTM2_30-	RTM_30+	RTM2_30-	RTM_30+	RTM2_30-
5 RTM_30+	RTM2_30-	RTM_30+	RTM2_30-	RTM_30+	RTM2_30-
RTM_30+	RTM2_30-	RTM_30+	RTM2_30-	RTM_30+	RTM2_30-
7 RTM_30+	RTM2_30-	RTM_30+	RTM2_30-	RTM_30+	RTM2_30-
RTM 30+	RTM2_30-	RTM 30+	RTM2 30-	RTM 30+	RTM2 30-
RTM 30+	RTM2 30-	RTM 30+	RTM2 30-	RTM 30+	RTM2 30-
0 RTM 30+	RTM2 30-	RTM 30+	RTM2 30-	RTM 30+	RTM2 30-
1 RTM_31+	RTM_31-	RTM_31+	RTM_31-	RTM_31+	RTM_31-
2 RTM 31+	RTM 31-	RTM 31+	RTM 31-	RTM 31+	RTM 31-
3 RTM 31+	RTM 31-	RTM 31+	RTM 31-	RTM 31+	RTM 31-
4 RTM 31+	RTM 31-	RTM 31+	RTM 31-	RTM 31+	RTM 31-
5 RTM 31+	RTM 31-	RTM 31+	RTM 31-	RTM 31+	RTM 31-
RTM 31+	RTM 31-	RTM 31+	RTM 31-	RTM 31+	RTM 31-
7 RTM_31+	RTM_31-	RTM_31+	RTM_31-	RTM_31+	RTM_31-
RTM_31+	RTM_31-	RTM_31+	RTM_31-	RTM_CLK1+_O	RTM_CLK1C
GTP1_CLK0+_I	GTP1_CLK0I	GTP0_Rx+	GTP0_Rx-	GTP0_Tx+	GTP0_Tx-
0 GTP1 CLK1+ I	GTP1 CLK1- I	GTP1 Rx+	GTP1 Rx-	GTP1 Tx+	GTP1 Tx-







Proposal: Introduce Classes

- > Recommendation no standardization to be open for future signal types
- Class A1.1 mainly for analog signal transmission over Zone 3
- > Class D1.x for digital signal transmission over Zone 3
- > Requires AMC FPGA module based,
 - 2 ADF 30 pair (Mid-size) connectors
 - Class A1.x and D1.x needs not to be compatible



- > Supports
- LVDS, LVCMOS, OC, CML, analog differential
- Digital signals (single-, diff.-ended, bi-directional)
- Analog signals
- High-speed links
- non-FPGA low-jitter clock signals
- non-FPGA signals with fixed direction
- ps-stable timing on RTMs





Figure 4-8. Differential Technologies





Class A1.1 (Analog signal transmission)

> Zone 3 Pin Assignment (AMC side, Rev.A.2.):



- MTCA.4 management
- 10 analog AC-coupled differential inputs
- 10 analog DC-coupled differential inputs
- 5 analog DC-coupled differential outputs

- 6 LVDS inputs for low-jitter clock signals
- 6 LVDS inputs / outputs
- 3 LDVS outputs
- Dual high-speed link support





Class A1.1 (Analog signal transmission)

> Zone 3 Electrical Specification (AMC side, Rev.A.2.):

Class A1.1 / Zone			a	b	С	d	е	f
MTC 0. 4 management	J30	1	PWRA1	PWRB1	PS#	SDA	TCK	TDO
MTCA.4 management		2	PWRA2	PWRB2	MP	SCL	TDI	TMS
Standard Gbit-Link		3	LVDS - I	LVDS - I	CML-II	CML-IIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIIII	CML-O	CML+O
User-configuration		4	LVDS/LVCMOS/OC-	I/O LVDS / LVCMOS / OC - I	I/O LVDS / LVCMOS / OC - I/O	LVDS / LVCMOS / OC - I/O	LVDS / LVCMOS / OC - I/O	LVDS / LVCMOS / OC - I/O
		5	LVDS/LVCMOS/OC-	I/O LVDS / LVCMOS / OC - I	I/O LVDS / LVCMOS / OC - I/O	LVDS/LVCMOS/OC-I/O	LVDS/LVCMOS/OC-I/O	LVDS / LVCMOS / OC - I/O
Digital fixed I/O		6	LDVS-0	LDVS+0	LDVS-O	LDVS+0	LDVS-0	LDVS-0
Shielding		7	gnd	gnd	gnd	gnd	gnd	gnd
Digital clock inputs		-	LDVS - I	LDVS - I	LDVS-I *	LDVS-I *	LDVS - I	LDVS - I
		9	LDVS - I *	LDVS-I *	LDVS-I *	LDVS-I *	LDVS-I *	LDVS-I *
Shielding		10	gnd	gnd	gnd	gnd	gnd	gnd
	104		D:#	10 41//1 400-			D:#	4271 400-
	J31	1		I 0 - ±1V / I, 100Ω	iiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiiii			- ±1V / Ι, 100Ω
		2		I 0 - ±1V / Ι, 100Ω	gnd	gnd		- ±1V / Ι, 100Ω
	-	3		I 0 - ±1V / I, 100Ω		AVATERANA (OTO)		- ±1V / Ι, 100Ω
		4		I 0 - ±1V / I, 100Ω	gnd	gnd		- ±1V / Ι, 100Ω
Analog signals		5		I 0 - ±1V / I, 100Ω		#A40###################################		- ±1V / Ι, 100Ω
	-	6		I 0 - ±1∨ / I, 100Ω	gnd	gnd		- ±1∨ / I, 100Ω
		1		I 0 - ±1V / I, 100Ω	- Juleaniau zzum		- Control of the Cont	- ±1∨ / I, 100Ω
		8		I 0 - ±1V / I, 100Ω	ghd	gnd		- ±1∨ / I, 100Ω
		9		I 0 - ±1∨ / I, 100Ω				- ±1∨ / I, 100Ω
		10	Differentia	I 0 - ±1∨ / I, 100Ω	gnd	gnd	Differential 0	- ±1∨ / I, 100Ω

Logic levels : LVDS, LVCMOS, OC, CML, *= CW signals (TBD)

Signal direction : "I"=input (RTM to AMC) "O"=output (AMC to RTM)

Fixed output direction : DACx outputs, AMC_TCLK, OUT1, OUT2, SFP

Quiescent Condition





Class A1.1 (Analog signal transmission)

> Zone 3 Quiescent condition (AMC side, Rev.A.2.):



Idle-state, AC-coupled

: Idle-stated by FPGA, AC-coupled transceivers on AMC and RTM

Disabling via FPGA

: Tri-stated initiated by MMC

Disbaling via buffer

: Disabling via buffer controlled by MMC

DACx quiesence

: Output to zero current or voltage, power down mode





Class D1.0 (Digital signal transmission)

> Zone 3 Pin Assignment (AMC side, Rev.A.2.):

Class D1.0 / Zone		a	b	С	d	e	f
	lino	4 500/004	DW/DD4	004	004	TOL	TDO
MTCA.4 management	J30	1 PWRA1	PWRB1	PS#	SDA	TCK	TDO
	-	PWRA2	PWRB2	MP	SCL	TDI	TMS
		3 P30_IO+/CC	P30_10-7 CC	P30 10+	P30_IO-	P30_IO+	P3U_IO-
		4 P30_IO+/CC	P30_10-7 CC	P30_IO+	P30_IO-	P30_IO+	P30_IO-
		5 P30_IO+	P30_IO-	P30_IO+	P30_IO-	P30_IO+	P30_IO-
User -configuration		6 P30_IO+	P30_IO-	P30_IO+	P30_IO-	P30_IO+	P30_IO-
over comigaration		7 P30_IO+/CC	P30_IO+ / CC	P30_IO+	P30_IO-	P30_IO+	P30_IO-
		8 P30_IO+/CC	P30_IO+ / CC	P30_IO+	P30_IO-	P30_IO+	P30_IO-
		9 P30_IO+	P30_IO-	P30_IO+	P30_IO-	P30_IO+	P30_IO-
	<u> </u>	<mark>10</mark> P30_IO+	P30_IO-	P30_I0+	P30_IO-	P30_I0+	P30_IO-
	J31	1 P31 IO+/CC	P31_IO- / CC	P31_I0+	P31_IO-	P31_IO+	P31_IO-
		2 P31_IO+/CC	P31_IO- / CC	P31_IO+	P31_IO-	P31_IO+	P31_IO-
		3 P31 IO+	P31_IO-	P31_IO+	P31_IO-	P31_IO+	P31_IO-
		4 P31 IO+	P31_IO-	P31_IO+	P31_IO-	P31_IO+	P31_IO-
National Control		5 P31 IO+/CC	P31_IO- / CC	P31_IO+	P31_IO-	P31_IO+	P31_IO-
User -configuration		6 P31_IO+/CC	P31_IO- / CC	P31_IO+	P31_IO-	P31_IO+	P31_IO-
		7 P31_IO+	P31_IO-	P31_IO+	P31_IO-	P31_IO+	P31_IO-
		8 P31_IO+	P31_IO-	P31_IO+	P31_IO-	P31_IO+	P31_IO-
		9 P31_IO+/CC	P31_IO- / CC	P31_IO+	P31_IO-	P31_IO+	P31_IO-
		10 P31 IO+/CC	P31 IO- / CC	P31 IO+	P31 IO-	P31 IO+	P31 IO-
				_			

D1.0 Subclass : • MTCA.4 management

54 LVDS inputs / outputs

- (+) High compatibility, also to existing boards
- (-) No High-speed link support
- (-) No support of low-jitter clocks
- (-) No support of non-FPGA output signals





Class D1.1 (Digital signal transmission)

> Zone 3 Pin Assignment (AMC side, Rev.A.2.):

ass D1.1 / Zone		a	b	С	d	е	f
MTCA 4	J30	1 PWRA1	PWRB1	PS#	SDA	TCK	TDO
MTCA.4 management		2 PWRA2	PWRB2	MP	SCL	TDI	TMS
Digital clocks fixed I/O		3 RTM_CLK1+	RTM_CLK1-	AMC_TCLK+	AMC_TCLK-	OUT2+	OUT2-
Digital clocks lixed I/O		4 AMC_CLK1+	AMC_CLK1-	OUTO+	OUTD-	OUT1+	OUT1-
		5 P30_IO+ ———	P30_IO	P30_IO+	> P30_IO-	P30_IO+	P30_iO-
		6 P30_IO+	F30_10-	P30_IO+	→ P30_IO-	P30_IO+	P30_IO-
User -configuration		7 P30_IO+/CC	P30_IO+ / CC	P30_IO+	P30_IO-	P30_IO+	P30_IO-
o o o i o o i i i garatio i		8 P30_IO+/CC	P30_IO+ / CC	P30_IO+	P30_IO-	P30_IO+	P30_IO-
		9 P30_IO+	P30_IO-	P30_IO+	P30_IO-	P30_IO+	P30_IO-
	-	10 P30_IO+	P30_IO-	P30_IO+	P30_IO-	P30_IO+	P30_IO-
	J31	1 P31_IO+/CC	P31_IO- / CC	P31_IO+	P31_IO-	P31_I0+	P31_IO-
		2 P31_IO+ / CC	P31_IO- / CC	P31_IO+	P31_IO-	P31_IO+	P31_IO-
		3 P31_IO+	P31_IO-	P31_IO+	P31_IO-	P31_IO+	P31_IO-
User Configuaration		4 P31_IO+	P31_IO-	P31_IO+	P31_IO-	P31_IO+	P31_IO-
Oser Corniguaration		5 P31_IO+ / CC	P31_IO- / CC	P31_IO+	P31_IO-	P31_IO+	P31_IO-
		6 P31_IO+ / CC	P31_IO- / CC	P31_IO+	P31_IO-	P31_IO+	P31_IO-
		7 P31_IO+	P31_IO-	P31_IO+	P31_IO-	P31_IO+	P31_IO-
	_	8 P31_IO+	P31_IO-	P31_I0+	P31_IO-	P31_IO+	P31_IO-
Standard Gbit-Links		9 GTP0-1_CLK_IN+	GTP0-1_CLK_IN-	GTP1_RX+	GTP1_RX-	GTP1_TX+	GTP1_TX-
Standard Golf-Links		10 GTP0-1_CLK_OUT+	GTP0-1_CLK_OUT-	GTP0_RX+	GTP0_RX-	GTP0_TX+	GTP0_TX-

D1.1 Subclass : • MTCA.4 management

42 LVDS inputs / outputs

2 High-speed links

2 LVDS signals for low-jitter clocks

4 LVDS outputs

() Moderate compatibility

(+) High-speed link support

(+) Support of low-jitter clocks

(+) Support of non-FPGA output signals





Class D1.2 (Digital signal transmission)

> Zone 3 Pin Assignment (AMC side, Rev.A.2.):

lass D1.2 / Zone		a	b	c	d	е	f
MTCA.4 management	J30	1 PWRA1	PWRB1	PS#	SDA	TCK	TDO
-	1	2 PWRA2 3 RTM CLK1+	PWRB2 RTM CLK1-	MP AMC_TCLK+	SCL AMC_TCLK-	TDI OUT2+	TMS OUT2-
Digital clocks fixed I/O		4 AMC_CLK1+	AMC_CLK1-	OUTD+	оито-	OUT1+	OUT1-
		5 P30_IO+ 6 P30_IO+	P30_IO-	P30_IO+ P30_IO+	→ P30_IO- → P30_IO-	P30_IO+ P30_IO+	P30_10- P30_10-
User -configuration		7 P30_IO+/CC	P30_IO+ / CC	P30_IO+	P30_IO-	P30_IO+	P30_IO-
•		8 P30_IO+/CC 9 P30_IO+	P30_IO+ / CC P30_IO-	P30_IO+ P30_IO+	P30_IO- P30_IO-	P30_IO+ P30_IO+	P30_IO- P30_IO-
		10 P30_IO+	P30_IO-	P30_IO+	P30_IO-	P30_IO+	P30_IO-
	J31	1 P31_IO+ / CC	P31_IO- / CC	P31_IO+	P31_IO-	P31_IO+	P31_IO-
		2 P31_IO+/CC 3 P31 IO+	P31_IO- / CC P31_IO-	P31_IO+ P31_IO+	P31_IO- P31_IO-	P31_IO+ P31_IO+	P31_IO- P31_IO-
User Configuaration		4 P31_IO+	P31_IO-	P31_I0+	P31_IO-	P31_IO+	P31_IO-
		5 P31_IO+/CC 6 P31_IO+/CC	P31_IO- / CC P31_IO- / CC	P31_IO+ P31_IO+	P31_IO- P31_IO-	P31_IO+ P31_IO+	P31_IO- P31_IO-
		7 P31_IO+	P31_IO-	GTP3_RX+	GTP3_RX-	GTP3_TX+	GTP3_TX-
Standard Gbit-Links		8 P31_IO+ 9 GTP0-3 CLK IN+	P31_IO- GTP0-3 CLK IN-	GTP2_RX+ GTP1_RX+	GTP2_RX- GTP1_RX-	GTP2_TX+ GTP1_TX+	GTP2_TX- GTP1_TX-
		O GTP0-3_CLK_OUT+	GTP0-3_CLK_OUT-	GTP0_RX+	GTP0_RX-	GTP0_TX+	GTP0_TX-

D1.2 Subclass: • MTCA.4 n

MTCA.4 management

38 LVDS inputs / outputs

4 High-speed links

2 LVDS signals for low-jitter clocks

4 LVDS outputs

() Moderate compatibility

- (+) High-speed link support
- (+) Support of low-jitter clocks
- (+) Support of non-FPGA output signals





Class D1.3 (Digital signal transmission)

> Zone 3 Pin Assignment (AMC side, Rev.A.2.):

	a	b	С	d	e	f
J30 1	PWRA1	PWRB1				TDO
1	PWRA2	PWRB2	MP	SCL	TDI	TMS
	RTM_CLK1+	RTM_CLK1-	AMC_TCLK+	AMC_TCLK-	OUT2+	OUT2-
4	AMC_CLK1+	AMC_CLK1-	OUTO+	OUTO-	OUT1+	OUT1-
	5 P30_IO+ ———	P30_IO	P30_IO+	P30_IO-	P30_IO+	P30_10-
(P30_IO+	F30_10-	P30_10+	P30_IO-	P30_IO+	P30_IO-
1	7 P30_IO+ / CC	P30_IO+/CC	P30_IO+	P30_IO-	P30_IO+	P30_IO-
	P30_IO+ / CC	P30_IO+/CC	P30_IO+	P30_IO-	P30_IO+	P30_IO-
9	P30_IO+	P30_IO-	P30_IO+	P30_IO-	P30_IO+	P30_IO-
1	<mark>0</mark> P30_IO+	P30_IO-	P30_IO+	P30_IO-	P30_IO+	P30_IO-
J31 1	P31 IO+/CC	P31 IO- / CC	P31 IO+	P31 IO-	P31 IO+	P31_IO-
	-					P31 10-
			1000 m to 1000 m		The state of the s	GTP7_TX-
						GTP6_TX-
	TOTAL PROPERTY AND ADDRESS OF THE PROPERTY ADDRESS OF THE PROP				_	GTP5 TX-
(GTP4-7 CLK OUT+	GTP4-7 CLK OUT-				GTP4 TX-
1		CONTRACTOR OF THE PARTY OF THE			_	GTP3_TX-
					_	GTP2_TX-
						GTP1_TX-
	0 GTP0-3 CLK OUT+	GTP0-3 CLK OUT-	GTP0 RX+	GTPO RX-	GTPO TX+	GTP0 TX-
	J31 :	J30 1 PWRA1 2 PWRA2 3 RTM_CLK1+ 4 AMC_CLK1+ 5 P30_IO+ 6 P30_IO+ / CC 8 P30_IO+/ CC 9 P30_IO+ 10 P30_IO+ J31 1 P31_IO+/ CC 2 P31_IO+/ CC 3 P31_IO+ 4 P31_IO+ 5 GTP4-7_CLK_IN+ 6 GTP4-7_CLK_OUT+ 7 P31_IO+ 8 P31_IO+ 9 GTP0-3_CLK_IN+	J30 1 PWRA1 PWRB1 2 PWRA2 PWRB2 3 RTM_CLK1+ RTM_CLK1- 4 AMC_CLK1+ AMC_CLK1- 5 P30_IO+ P30_IO- 6 P30_IO+ P30_IO- 7 P30_IO+/CC P30_IO+/CC 8 P30_IO+/CC P30_IO+/CC 9 P30_IO+ P30_IO- 10 P30_IO+ P30_IO- J31 1 P31_IO+/CC P31_IO-/CC 2 P31_IO+/CC P31_IO-/CC 3 P31_IO+ P31_IO- 4 P31_IO+ P31_IO- 5 GTP4-7_CLK_IN+ GTP4-7_CLK_OUT- 7 P31_IO+ P31_IO- 8 P31_IO+ P31_IO- 9 GTP0-3_CLK_IN+ GTP0-3_CLK_IN-	J30 1 PWRA1 PWRB1 PS# 2 PWRA2 PWRB2 MP 3 RTM_CLK1+ RTM_CLK1- AMC_TCLK+ 4 AMC_CLK1+ AMC_CLK1- OUTO+ 5 P30_IO+ P30_IO- P30_IO+ 6 P30_IO+ P30_IO- P30_IO+ 7 P30_IO+/CC P30_IO+/CC P30_IO+ 8 P30_IO+/CC P30_IO+/CC P30_IO+ 9 P30_IO+ P30_IO- P30_IO+ 10 P30_IO+ P30_IO- P30_IO+ 10 P30_IO+ P30_IO- P30_IO+ 11 P31_IO+/CC P31_IO-/CC P31_IO+ 2 P31_IO+/CC P31_IO-/CC P31_IO+ 3 P31_IO+ P31_IO- GTP7_RX+ 4 P31_IO+ P31_IO- GTP6_RX+ 5 GTP4-7_CLK_IN+ GTP4-7_CLK_OUT- GTP4_RX+ 6 GTP4-7_CLK_OUT+ GTP4-7_CLK_OUT- GTP4_RX+ 7 P31_IO+ P31_IO- GTP3_RX+ 8 P31_IO+ P31_IO- GTP2_RX+ 9 GTP0-3_CLK_IN+ GTP0-3_CLK_IN- GTP1_RX+	J30	J30

D1.3 Subclass:

- MTCA.4 management
- 28 LVDS inputs / outputs
- 8 High-speed links
- 2 LVDS signals for low-jitter clocks
- 4 LVDS outputs

- () Moderate compatibility
- (+) High-speed link support
- (+) Support of low-jitter clocks
- (+) Support of non-FPGA output signals





Class D1.4 (Digital signal transmission)

> Zone 3 Pin Assignment (AMC side, Rev.A.2.):

2	PWRA1 PWRA2	PWRB1	PS#			
2	PWRA2		PS#			
	The second secon	my a am min	1 011	SDA	TCK	TDO
3		PWRB2	MP	SCL	TDI	TMS
	RTM_CLK1+	RTM_CLK1-	AMC_TCLK+	AMC_TCLK-	OUT2+	OUT2-
4	AMC_CLK1+	AMC_CLK1-	OUTD+	OUTO-	OUT1+	OUT1-
5	P30_IO+	P30_IO-	GTP15_RX+	GTP15_RX-	GTP15_TX+	GTP15_TX-
6	P30_IO+	P30_IO-	GTP14_RX+	GTP14_RX-	GTP14_TX+	GTP14_TX-
7	GTP12-15_CLK_IN+	GTP12-15_CLK_IN-	GTP13_RX+	GTP13_RX-	GTP13_TX+	GTP13_TX-
8	GTP12-15_CLK_OUT+	GTP12-15_CLK_OUT-	GTP12_RX+	GTP12_RX-	GTP12_TX+	GTP12_TX-
9	P30_IO+	P30_IO-	GTP11_RX+	GTP11_RX-	GTP11_TX+	GTP11_TX-
10	P30_IO+	P30_IO-	GTP10_RX+	GTP10_RX-	GTP10_TX+	GTP10_TX-
31 1	GTP8-11 CLK IN+	GTP8-11 CLK IN-	GTP9 RX+	GTP9 RX-	GTP9 TX+	GTP9_TX-
2	The second secon	The second secon		_	_	GTP8_TX-
3						GTP7_TX-
						GTP6_TX-
			_			GTP5_TX-
	The state of the s		The state of the s			GTP4_TX-
						GTP3_TX-
	The second secon			_	——————————————————————————————————————	GTP2_TX-
					——————————————————————————————————————	GTP1_TX-
_		GTP0-3_CLK_OUT-	GTP0_RX+	GTPO_RX-	GTP0_TX+	GTP0_TX-
31	7 8 9 10 11 1 1 2 2 3 4 5 6 6 7 8 9	7 GTP12-15 CLK IN+ 8 GTP12-15 CLK OUT+ 9 P30 IO+ 10 P30 IO+	7 GTP12-15 CLK IN+ 8 GTP12-15 CLK OUT+ 9 P30_IO+ 10 P30_IO+ 2 GTP8-11 CLK_OUT+ 3 P31_IO+ 4 P31_IO+ 5 GTP4-7 CLK_IN+ 6 GTP4-7 CLK_OUT+ 7 P31_IO+ 9 P31_IO+ 9 GTP0-3 CLK_IN+ GTP0-3 CLK_IN- GTP0-3 CLK_IN- GTP0-3 GTP0-15 CLK_IN-	7 GTP12-15 CLK IN+ GTP12-15 CLK IN- GTP13 RX+ 8 GTP12-15 CLK OUT+ GTP12-15 CLK OUT- GTP12 RX+ 9 P30_IO+ P30_IO- GTP11 RX+ 10 P30_IO+ P30_IO- GTP10 RX+ 1 GTP8-11 CLK IN+ GTP8-11 CLK IN- GTP9 RX+ 2 GTP8-11 CLK OUT+ GTP8-11 CLK OUT- GTP8 RX+ 3 P31_IO+ P31_IO- GTP7 RX+ 4 P31_IO+ P31_IO- GTP6 RX+ 5 GTP4-7 CLK IN+ GTP4-7 CLK IN- GTP5 RX+ 6 GTP4-7 CLK OUT+ GTP4-7 CLK OUT- GTP4 RX+ 7 P31_IO+ P31_IO- GTP3 RX+ 8 P31_IO+ P31_IO- GTP3 RX+ 9 GTP0-3 CLK IN+ GTP0-3 CLK IN- GTP1 RX+	7 GTP12-15 CLK IN+ GTP12-15 CLK IN- GTP13 RX+ GTP13 RX- 8 GTP12-15 CLK OUT+ GTP12-15 CLK OUT- GTP12 RX+ GTP12 RX- 9 P30_IO+ P30_IO- GTP11 RX+ GTP11 RX- 10 P30_IO+ P30_IO- GTP10 RX+ GTP10 RX- 1 1 GTP8-11 CLK IN+ GTP8-11 CLK IN- GTP9 RX+ GTP9 RX- 2 GTP8-11 CLK OUT+ GTP8-11 CLK OUT- GTP8 RX+ GTP8 RX- 3 P31_IO+ P31_IO- GTP7 RX+ GTP7 RX- 4 P31_IO+ P31_IO- GTP6 RX+ GTP6 RX- 5 GTP4-7 CLK IN+ GTP4-7 CLK IN- GTP5 RX+ GTP5 RX- 6 GTP4-7 CLK OUT+ GTP4-7 CLK OUT- GTP4 RX+ GTP4 RX- 7 P31_IO+ P31_IO- GTP5 RX+ GTP5 RX- 8 P31_IO+ P31_IO- GTP5 RX+ GTP5 RX- 9 GTP0-3 CLK IN+ GTP0-3 CLK IN- GTP1 RX+ GTP1 RX- 9 GTP0-3 CLK IN+ GTP0-3 CLK IN- GTP1 RX+ GTP1 RX-	7 GTP12-15 CLK IN+ GTP12-15 CLK IN- GTP13 RX+ GTP13 RX- GTP13 TX+ 8 GTP12-15 CLK OUT+ GTP12-15 CLK OUT- GTP12 RX+ GTP12 RX- GTP12 TX+ 9 P30_IO+ P30_IO- GTP11_RX+ GTP11_RX- GTP11_TX+ 10 P30_IO+ P30_IO- GTP10_RX+ GTP10_RX- GTP10_TX+ 1 GTP8-11_CLK IN+ GTP8-11_CLK IN- GTP9_RX+ GTP9_RX- GTP9_TX+ 2 GTP8-11_CLK OUT+ GTP8-11_CLK OUT- GTP8_RX+ GTP8_RX- GTP8_TX+ 3 P31_IO+ P31_IO- GTP7_RX+ GTP7_RX- GTP7_TX+ 4 P31_IO+ P31_IO- GTP6_RX+ GTP6_RX- GTP6_TX+ 5 GTP4-7_CLK_IN+ GTP4-7_CLK_IN- GTP5_RX+ GTP5_RX- GTP5_TX+ 6 GTP4-7_CLK_OUT+ GTP4-7_CLK_OUT- GTP4_RX+ GTP4_RX- GTP4_TX+ 7 P31_IO+ P31_IO- GTP4_RX+ GTP4_RX- GTP4_TX+ 8 P31_IO+ P31_IO- GTP3_RX+ GTP3_RX- GTP3_TX+ 9 GTP0-3_CLK_IN+ GTP0-3_CLK_IN- GTP1_RX+ GTP1_RX- GTP1_TX+ 9 GTP0-3_CLK_IN+ GTP0-3_CLK_IN- GTP1_RX+ GTP1_RX- GTP1_TX+

D1.4 Subclass: • N

- MTCA.4 management
- 16 LVDS inputs / outputs
- 8 High-speed links
- 2 LVDS signals for low-jitter clocks
- 4 LVDS outputs

- () Moderate compatibility
- (+) High-speed link support
- (+) Support of low-jitter clocks
- (+) Support of non-FPGA output signals






Zone 3 Grounding and Signal Isolation

Class A1.1: Grouding is essential!

- Improves signal isolation
- Improves signal isolation
- Improves signal isolation and robustness to EMI currents crossing Zone 3



- > Class D1.x: To achieve a high compatibility
 - Unused AMC FPGA pins should be not connected (NC) on the RTM side





- D1.x: Subclasses cross compatibility has to checked
 - Remove D1.1?, Change filling sequence in D1.0?
- A1.1: Grounding for not used AMC functions to improve GND-GND, e.g.
 - DACx

- -> voltage outputs allowed?
- AC, DC-inputs, mixed mode -> power down, zero output, (isolation) or functional comparison
- RTM CLKx

-> power down, disabling or functional comparison

RTM disable options have to be investigated.

- Class comparison or simplified E-keying implementation
- Other classes, X2Timer, CPU, MCH, eRTMs . . .
- Misusage of digital ADF in A1.1: -> "Analog" ADF connector for A1.1.
- > A1.1 except minor things is in a pretty good state
- Continue process with a working group of experts (ASAP) . . .

Thanks for your attention!





MTCA.4 uses ADF connector:

- ◆ ADF 20 Pair (Mid-size)
- ◆ ADF 30 Pair (Mid-size)
- ◆ ADF 40 Pair (Full-size)



Table 2-6: J31/RP31 Pin Assignments

Col→ Row↓	GndH	н	G	GndF	F	E	GndD	D	С	GndB	В	A
10	GNDH10	H10	G10	GNDF10	F10	E10	GNDD10	D10	C10	GNDB10	B10	A10
9	GNDH9	Н9	G9	GNDF9	F9	E9	GNDD9	D9	C9	GNDB9	89	A9
8	GNDH8	HS	G8	GNDF8	F8	E8	GNDDS	D8	C8	GNDB8	88	A8
7	GNDH7	H7	G7	GNDF7	F7	E7	GN0D7	D7	C7	GNDB7	87	A7
6	GNDH6	H6	G6	GNDF6	F6	E6	GNDD6	D6	C6	GNDB6	В6	A6
5	GNDH5	Н5	GS	GNDF5	F5	E5	GNDD5	D5	C5	GNDB5	B5	A5
4	GNDH4	H4	G4	GNDF4	F4	E4	GNDD4	D4	C4	GNDB4	B4	A4
3	GNDH3	нз	G3	GNDF3	F3	E3	GNDD3	D3	C3	GNDB3	В3	А3
2	GNDH2	H2	Ģ2	GNDF2	F2	E2	GNDD2	D2	Ç2	GNDB2	B2	A2
1	GNDH1	H1	Ģ1	GNDF1	F1	E1	GNDD1	D1	Ç1	GNDB1	B1	A1
							20 Pair ADF Connector					
						30	Pair AD	F Con	necto	1		
				4	0 Pai	ADF	Connecto	or				

> MTCA.4 Management




Figure 3-1: Example AMC/µRTM Management Block Diagram

MTCA.4 inventors assumed allways having complete AMC – RTM pairs.





> Quiesce Actions:

Micro TCA®

PICMG® Specification MTCA.4

Revision 1.0

3.5.7 Quiesce Actions

¶79 I

Because the Zone 3 Interface is mostly user defined pins, the actions needed to quiesce the Zone 3 Interface can vary greatly from one design to another. In the simplest cases, there might not be any action required. In other cases some or all of the user defined pins may need to be isolated, and in some cases, all or part of the Front AMC might even need to be powered off under MMC control. The specific actions needed are design specific and are beyond the scope of this specification.

- AMC isolation

- AMC power off



