

# FPGA Programming

## Tutorial

Wojciech Jalmuzna  
Technical Univeristy of Lodz



LLRF 2011

17-20 October 2011, DESY, Hamburg



# INTRODUCTION

---

- What is an FPGA
- Short FPGA History
- Programming Language vs. Hardware Description Language
- Conclusions ?

Files can be found at:  
<http://tesla.desy.de/~wjalmuzn/llrf11.tgz>

# What is FPGA ? (1)

---

FPGA stands for **F**ield **P**rogrammable **G**ate **A**rray

The best way to show You what is an FPGA is to compare it with micro-controller, DSP or CPU



# What is FPGA ? (2)




Figure: Maxim 8051-Compatible uProcessor

# What is FPGA ? (3)




Figure: General FPGA block diagram

In comparison with uProcessor structure of FPGA is regular.

We have logic blocks, which contain “gates” and flip-flops.

We have interconnections, which can build connection between logic blocks,

We have IO Cells which are used to interface with outer world.

# Short FPGA History


## Market size

- 1985: First commercial FPGA technology invented by Xilinx
- 1987: \$14 million
- ~1993: >\$385 million
- 2005: \$1.9 billion
- 2010 estimates: \$2.75 billion

Market size corresponds  
to FPGA size (available logic gates)

Everything started with ~9000 gates and till now this amount increased by almost 1000 times. Additional embedded peripherals are now available (internal memories, fast arithmetic units, gigabit links)

FPGA Market Share by 2010 revenue  
in Millions of USD



# Programming Language vs. HDL

---

Can we say that we are “programming” FPGA ?

Description written in a programming language is translated into machine code, which is executed sequentially by a “program sequencer” of a target unit (CPU,DSP,uC).

Since FPGA has no predefined higher level structure (only flip-flops and logic gates) “program” should be rather called “structure description”.

# Which X is better ?

---

X	
VENDOR	Altera, Xilinx ?
HDL	VHDL, Verilog, SystemVerilog, SystemC ?
TOOLS	Altera Quartus, Xilinx ISE, Synplicity ?

There is no correct or incorrect answer :)




# Design Flow

---

## STAGES

## TOOLS



# Design Entry - FIR

---

Describing in VHDL – simple behavioral description (as you would write in high level programming language)

```
...
    elsif rising_edge(P_I_CLK) then

        for I in CON_ORDER-1 downto 1 loop
            SIG_ADC(I) <= SIG_ADC(I-1);
        end loop;
        SIG_ADC(0) <= P_I_DATA;

        v_sum := (others => '0');


        for I in 0 to CON_ORDER-1 loop
            v_mult := SIG_ADC(I)*SIG_COEF(I);
            v_sum := v_sum + v_mult;
        end loop;

        P_O_DATA <= v_sum;

    ...
```

VHDL: Simple behavioral FIR implementation

# Simulation - FIR




Filter is implemented as an ADC pipeline. Each element is multiplied by a filter coefficient and all results are summed up. The operation takes one clock cycle.

# Simulation Testbench

---




Test-bench preparation.  
Some syntax which cannot be synthesized




ADC SIM module has been created to provide data stream

Data from simulator has been exported to VCD file for visualization


# Dedicated Module




# Simulation - FIR



# Simulation - FIR



# Result Analysis - FIR





# Synthesis - FIR

---

What is Synthesis ? Conversion from some abstract description to logic gates. Special macros and FPGA built-in blocks are also detected and used. This is first step to implement design for FPGA.

- Modifications to test-bench
- ChipScope Pro for debugging

# Synthesis Report

---

```
...
Macro Statistics
# MACs : 31
  16x16-to-32-bit MAC : 31
# Multipliers : 1
  16x16-bit multiplier : 1
# Registers : 512
  Flip-Flops : 512
...
```

Report: FIR Macro Statistics


```
...
Timing Summary:
-----
Speed Grade: -1

  Minimum period: 66.385ns (Maximum Frequency: 15.064MHz)
  Minimum input arrival time before clock: 2.670ns
  Maximum output required time after clock: 3.344ns
  Maximum combinational path delay: No path found
...
```


Report: FIR Macro Statistics

# Xilinx Schematic Viewer (1)

Limitations: Even for simple design RTL schematic can be huge. The best is to know which path or module part you want to observe.



# FIR Schematic Viewer (2)



# To Hardware

---


- Timing Constraints
- Implementation process
- Timing reports
- Advanced timing analysis (planAhead)
- Design verification (chipscope)

# Timing Constraints

---

Basic timing constraint is PERIOD.

During timing analysis  
SETUP and HOLD  
violations are checked.



They cause flip-flops to go metastable

# Implementation

---

After synthesis, you run design implementation, which comprises the following steps:

**Translate** - merges the incoming netlists and constraints into a single design file.

**Map** - fits the design into the available resources on the target device, and optionally, places the design.

**Place and Route** - places and routes the design to the timing constraints.

**Generate Programming File** - creates a bitstream file that can be downloaded to the device.

# Timing Analysis (1)

Constraint	Check	Worst Case Slack	Best Case Achievable	Timing Errors	Timing Score
* TS_P_I_V5_FPGA_CLK_P = PERIOD TIMEGRP "TN" M_P_I_V5_FPGA_CLK_P" 10 ns HIGH 50%	SETUP HOLD	-56.815ns 0.255ns	66.815ns	48 0	2727120 0
TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns	SETUP HOLD	13.034ns 1.439ns	1.966ns	0 0	0 0
TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns	SETUP HOLD	14.103ns 0.568ns	0.897ns	0 0	0 0
TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns H IGH 50%	SETUP HOLD	19.371ns 0.324ns	10.629ns	0 0	0 0
PATH "TS_D2_TO_T2_path" TIG	SETUP	N/A	2.783ns	N/A	0
PATH "TS_J2_TO_D2_path" TIG	N/A	N/A	N/A	N/A	N/A
PATH "TS_J3_TO_D2_path" TIG	N/A	N/A	N/A	N/A	N/A
PATH "TS_J4_TO_D2_path" TIG	MAXDELAY	N/A	3.602ns	N/A	0
PATH "TS_J_TO_D_path" TIG	SETUP	N/A	3.917ns	N/A	0
PATH "TS_D_TO_J_path" TIG	SETUP	N/A	3.451ns	N/A	0

VHDL: Simple behavioral FIR implementation



# Timing Analysis (2)

**Report Navigation**

- Timing report description
- Timing summary
- Informational messages
- Timing constraints
  - PATH "TS\_D2...2\_path" TIG;
  - PATH "TS\_J2...2\_path" TIG;
  - PATH "TS\_J3...2\_path" TIG;
  - PATH "TS\_J4...2\_path" TIG;
  - TS\_U\_TO\_J = ...\_CLK" 15 ns;
  - TS\_U\_TO\_U = ...\_CLK" 15 ns;
  - PATH "TS\_J\_TO\_D\_path" TIG;
  - PATH "TS\_D\_TO\_J\_path" TIG;
  - TS\_J\_CLK = P...ns HIGH 50%;
  - TS\_P\_J\_V5\_F...s HIGH 50%;
    - Setup paths
      - Paths for...040 paths
        - 56.815...ult0000
        - 56.815...ult0000
        - 56.815...ult0000
      - Paths for...040 paths
      - Paths for...040 paths
    - Hold paths
    - Component s...hing limits
- Constraint compliance
- Data sheet report
- Trace settings

Slack	Source	Destination	Path Delay	Requirement	Lo
1	-56.815	fir1/SIG_ADC_0_15	fir1/Maddsub_P_O_DATA_mult0000	66.519	10.000

Paths for end point fir1/Maddsub\_P\_O\_DATA\_mult0000 (DSP48\_X1Y39.PCIN0), 698747889865

Slack (setup path): **-56.815ns** (requirement - (data path - clock path skew + unce

Source: [fir1/SIG\\_ADC\\_0\\_15](#) (FF)

Destination: [fir1/Maddsub\\_P\\_O\\_DATA\\_mult0000](#) (DSP)

Requirement: 10.000ns

Data Path Delay: 66.519ns (Levels of Logic = 31)(Component delays alone excee

Clock Path Skew: -0.261ns (1.588 - 1.849)

Source Clock: SIG\_CLK rising at 0.000ns

Destination Clock: SIG\_CLK rising at 10.000ns

Clock Uncertainty: 0.035ns

Clock Uncertainty: 0.035ns ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE

Total System Jitter (TSJ): 0.070ns

Total Input Jitter (TIJ): 0.000ns

Discrete Jitter (DJ): 0.000ns

Phase Error (PE): 0.000ns

**Maximum Data Path: fir1/SIG\_ADC\_0\_15 to fir1/Maddsub\_P\_O\_DATA\_mult0000**

Location	Delay type	Delay(ns)	Physical Resource	Logical Resource(s)
SLICE_X15Y24.DQ	<a href="#">Tcko</a>	0.450	fir1/SIG_ADC_0_15	<a href="#">fir1/SIG_ADC_0_15</a>

Design Summary (Implemented) ENT\_MAIN\_SIM.twx

# Timing Analysis (3)

Phase Error (PE): 0.000ns

Maximum Data Path: [fir1/SIG\\_ADC\\_0\\_15](#) to [fir1/Maddsub\\_P\\_0\\_DATA\\_mult0000](#)

Location	Delay type	Delay(ns)	Physical Resource	Logical Resource(s)
SLICE_X15Y43.DQ	<a href="#">Tcko</a>	0.450	<a href="#">fir1/SIG_ADC_0_15</a>	<a href="#">fir1/SIG_ADC_0_15</a>
DSP48_X1Y17.A15	net (fanout=11)	0.527	<a href="#">fir1/SIG_ADC_0_15</a>	<a href="#">fir1/SIG_ADC_0_15</a>
DSP48_X1Y17.PCOUT9	<a href="#">Tdspdo_APCOUT_M</a>	3.832	<a href="#">fir1/Mmult_v_sum_mult0000</a>	<a href="#">fir1/Mmult_v_sum_mult0000</a>
DSP48_X1Y18.PCIN9	net (fanout=1)	0.000	<a href="#">fir1/Mmult_v_sum_mult0000_PC0</a>	<a href="#">fir1/Mmult_v_sum_mult0000_PC0</a>
DSP48_X1Y18.PCOUT9	<a href="#">Tdspdo_PCINPCOUT</a>	2.013	<a href="#">fir1/Maddsub_v_sum_mult0001</a>	<a href="#">fir1/Maddsub_v_sum_mult0001</a>
DSP48_X1Y19.PCIN9	net (fanout=1)	0.000	<a href="#">fir1/Maddsub_v_sum_mult0001_P</a>	<a href="#">fir1/Maddsub_v_sum_mult0001_P</a>
DSP48_X1Y19.PCOUT9	<a href="#">Tdspdo_PCINPCOUT</a>	2.013	<a href="#">fir1/Maddsub_v_sum_mult0002</a>	<a href="#">fir1/Maddsub_v_sum_mult0002</a>
DSP48_X1Y20.PCIN9	net (fanout=1)	0.000	<a href="#">fir1/Maddsub_v_sum_mult0002_P</a>	<a href="#">fir1/Maddsub_v_sum_mult0002_P</a>
DSP48_X1Y20.PCOUT9	<a href="#">Tdspdo_PCINPCOUT</a>	2.013	<a href="#">fir1/Maddsub_v_sum_mult0003</a>	<a href="#">fir1/Maddsub_v_sum_mult0003</a>
DSP48_X1Y21.PCIN9	net (fanout=1)	0.000	<a href="#">fir1/Maddsub_v_sum_mult0003_P</a>	<a href="#">fir1/Maddsub_v_sum_mult0003_P</a>
DSP48_X1Y21.PCOUT9	<a href="#">Tdspdo_PCINPCOUT</a>	2.013	<a href="#">fir1/Maddsub_v_sum_mult0004</a>	<a href="#">fir1/Maddsub_v_sum_mult0004</a>
DSP48_X1Y22.PCIN9	net (fanout=1)	0.000	<a href="#">fir1/Maddsub_v_sum_mult0004_P</a>	<a href="#">fir1/Maddsub_v_sum_mult0004_P</a>
DSP48_X1Y22.PCOUT9	<a href="#">Tdspdo_PCINPCOUT</a>	2.013	<a href="#">fir1/Maddsub_v_sum_mult0005</a>	<a href="#">fir1/Maddsub_v_sum_mult0005</a>
DSP48_X1Y23.PCIN9	net (fanout=1)	0.000	<a href="#">fir1/Maddsub_v_sum_mult0005_P</a>	<a href="#">fir1/Maddsub_v_sum_mult0005_P</a>

# Timing Analysis (4)

DSP48_X1Y43.PCIN9	net (fanout=1)	0.000	<a href="#">fir1/Maddsub_v_sum_mult0025</a>
DSP48_X1Y43.PCOUT9	<a href="#">Tdspdo_PCINPCOUT</a>	2.013	<a href="#">fir1/Maddsub_v_sum_mult0025_P</a>
DSP48_X1Y44.PCIN9	net (fanout=1)	0.000	<a href="#">fir1/Maddsub_v_sum_mult0026</a>
DSP48_X1Y44.PCOUT9	<a href="#">Tdspdo_PCINPCOUT</a>	2.013	<a href="#">fir1/Maddsub_v_sum_mult0026_P</a>
DSP48_X1Y45.PCIN9	net (fanout=1)	0.000	<a href="#">fir1/Maddsub_v_sum_mult0027</a>
DSP48_X1Y45.PCOUT9	<a href="#">Tdspdo_PCINPCOUT</a>	2.013	<a href="#">fir1/Maddsub_v_sum_mult0027_P</a>
DSP48_X1Y46.PCIN9	net (fanout=1)	0.000	<a href="#">fir1/Maddsub_v_sum_mult0028</a>
DSP48_X1Y46.PCOUT9	<a href="#">Tdspdo_PCINPCOUT</a>	2.013	<a href="#">fir1/Maddsub_v_sum_mult0028_P</a>
DSP48_X1Y47.PCIN9	net (fanout=1)	0.000	<a href="#">fir1/Maddsub_v_sum_mult0029</a>
DSP48_X1Y47.PCOUT0	<a href="#">Tdspdo_PCINPCOUT</a>	2.013	<a href="#">fir1/Maddsub_v_sum_mult0029_P</a>
DSP48_X1Y48.PCIN0	net (fanout=1)	0.000	<a href="#">fir1/Maddsub_v_sum_mult0030</a>
DSP48_X1Y48.CLK	<a href="#">Tdspdck_PCINP</a>	1.301	<a href="#">fir1/Maddsub_P_0_DATA_mult000</a>
-----			
Total		66.500ns	(65.973ns logic, 0.527ns rout (99.2% logic, 0.8% route)

# Timing Analysis (5)

The screenshot displays the Xilinx ISE PlanAhead 13.2 software interface. The main window shows a timing analysis report for a design named 'fir.ucf (target)'. The report includes a Netlist window on the left, a Path Properties window, a Summary window, and a Timing Results table at the bottom.

**Netlist:**

- Maddsub\_v\_sum\_mult0030 (DSP48E)
- Mmult\_v\_sum\_mult0000 (DSP48E)
- P\_I\_RESET\_inv1\_INV\_0 (INV)
- SIG\_ADC\_0\_0 (FDC)
- SIG\_ADC\_0\_1 (FDC)
- SIG\_ADC\_0\_2 (FDC)
- SIG\_ADC\_0\_3 (FDC)
- SIG\_ADC\_0\_4 (FDC)
- SIG\_ADC\_0\_5 (FDC)
- SIG\_ADC\_0\_6 (FDC)
- SIG\_ADC\_0\_7 (FDC)
- SIG\_ADC\_0\_8 (FDC)
- SIG\_ADC\_0\_9 (FDC)
- SIG\_ADC\_0\_10 (FDC)
- SIG\_ADC\_0\_11 (FDC)
- SIG\_ADC\_0\_12 (FDC)
- SIG\_ADC\_0\_13 (FDC)
- SIG\_ADC\_0\_14 (FDC)
- SIG\_ADC\_0\_15 (FDC)
- SIG\_ADC\_1\_0 (FDC)

**Path Properties:**

- Path 1


**Summary:**

Name	Path 1
Constraint	TS P I V5 FPGA CLK
Slack	-56.815ns
Source	fir1/SIG_ADC_0_1
Destination	fir1/Maddsub_P_C
Requirement	10.000ns

**Timing Results - TRCE - results\_1 (66 paths)**

Name	Type	Slack	Net	From	To	Total Delay	Logic Delay	Net Delay	Logic %	Net %	Stages	Source Cl...	Destinati...
Constrained (8)													
TS_P_I_V5_FPGA_CLK_P = PERIOD TIMEGRP "TNM_P_I_V5_FPGA_CLK_P" 10 ns HIGH 50%; (3)													
Setup (9)													
Path 1	SETUP	-56.815		fir1/SIG_A...	fir1/Madd...	66.519	65.973	0.546	99.2	0.8	33	SIG_CLK	SIG_CLK
Path 2	SETUP	-56.815		fir1/SIG_A...	fir1/Madd...	66.519	65.973	0.546	99.2	0.8	33	SIG_CLK	SIG_CLK
Path 3	SFTUP	-56.815		fir1/SIG_A...	fir1/Madd...	66.519	65.973	0.546	99.2	0.8	33	SIG_CLK	SIG_CLK


# Timing Analysis (6)





# How to solve timing problems ?


---



If timing violation is not big (range of 1/10 of nanosecond) it may be enough to change optimization options or rerun implementation several times.

In case of our violation (~56 ns) the only solution is to go back to design entry stage.

# FIR – Final Structure





# Chipscope Pro for HW Verification

---



Internal Logic Analyzer – its functionality can be compared to big and expensive logic analyzers, but it is much simple to use.

During design entry stage you connect signals you want to monitor.


After FPGA is programmed you define trigger conditions and examine your data :)

Be careful – it occupies resources and can change circuit behavior especially when timing constraints are defined in a wrong way.

# Chipscope Pro for HW Verification



# Chipscope Pro for HW Verification



# Advanced Issues

---

- More timing constraints (OFFSET, multi-cycle paths)
- Source synchronous data transfers
- Multiple clock domains

# Thank You for Your Attention

---

Files can be found at:  
<http://tesla.desy.de/~wjalmuzn/llrf11.tgz>