Design and Validation of Multi-Gigabit Systems - Challenges of Embedded Design and High-Speed Interconnect

Name: Design and Validation of Multi-Gigabit Systems - Challenges of Embedded Design and High-Speed Interconnect
Start: 2019-10-22T09:00:00+02:00
End: 2019-10-22T16:30:00+02:00
Location: Building 28C

22 October 2019

Building 28C

Europe/Berlin timezone

Overview
Timetable
Registration

Support

thomas.walter@desy.de

Design and Evaluation of Multi-Gigabit Transmission Lines

22 Oct 2019, 11:30

Seminar room FLASH (Building 28C)

Seminar room FLASH

Building 28C

DESY, Hamburg

Michael Fenner (DESY)

There are no materials yet.

Design and Validation of Multi-Gigabit Systems - Challenges of Embedded Design and High-Speed Interconnect

Support

Design and Evaluation of Multi-Gigabit Transmission Lines

Seminar room FLASH

Building 28C

Speaker

Presentation materials

Choose timezone

Design and Validation of Multi-Gigabit Systems - Challenges of Embedded Design and High-Speed Interconnect

Support

Speaker

Presentation materials