Design and Validation of Multi-Gigabit Systems - Challenges of Embedded Design and High-Speed Interconnect

Name: Design and Validation of Multi-Gigabit Systems - Challenges of Embedded Design and High-Speed Interconnect
Start: 2019-10-22T09:00:00+02:00
End: 2019-10-22T16:30:00+02:00
Location: Building 28C

22 October 2019

Building 28C

Europe/Berlin timezone

Overview
Timetable
Registration

Support

thomas.walter@desy.de

Registration

Registration Form

Opened 6 Sept 2019

Closed 15 Oct 2019

Registration is closed

The registration period has passed.

Choose timezone

Design and Validation of Multi-Gigabit Systems - Challenges of Embedded Design and High-Speed Interconnect

Support