TA5-WP2-WP5: Working meeting - neural networks on FPGAs

Europe/Berlin